CAD OF VLSI CIRCUITS WITH A SILICON COMPILER

被引:0
|
作者
DEVOS, L [1 ]
LOOSFELT, P [1 ]
机构
[1] UNIV SCI & TECH LILLE FLANDRES ARTOIS,MESURES AUTOMAT LAB,F-59655 VILLENEUVE DASCQ,FRANCE
关键词
PROFESSIONAL TRAINING; ENGINEER; STUDENT; COMPUTER AIDED DESIGN; VLSI CIRCUIT; SILICON COMPUTER;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
The objective of the student training presented here, is to initiate the 80 second year students of the IMA (informatique - microondes - automatique) departement of Eudil, to the CAD of integrated circuits, using the silicon compiler Solo 1400 of the ES2 (European silicon structures) company. A mini-design is achieved by groups of 2 students on Sun workstations, six of them coming from CNFM funds as well as the Solo 1400 software. The design is carried out during 4 sessions of 4 hours each. Subjects are choosen to match the time that students have to achieve the design. Students have their design in charge just like an engineer in a research consultancy. A final technical report is worked out, comprehensively documented and used for the student work evaluation.
引用
收藏
页码:526 / 529
页数:4
相关论文
共 50 条
  • [1] SILICON COMPILER EXTENDS CAD, CAN DESIGN VLSI CIRCUITRY
    WALLER, L
    [J]. ELECTRONICS-US, 1980, 53 (01): : 40 - 41
  • [2] BIT-SERIAL CORDIC CIRCUITS FOR USE IN A VLSI SILICON COMPILER
    HARBER, RG
    LI, J
    HU, X
    BASS, SC
    [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 154 - 157
  • [3] THE VLSI SILICON COMPILER DESIGN PROCESS
    WEST, RMP
    [J]. VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : A118 - A123
  • [4] SILICON COMPILER TEAMS WITH VLSI WORKSTATION TO CUSTOMIZE CMOS ICS
    LEE, B
    RITZMAN, D
    SNAPP, W
    [J]. ELECTRONIC DESIGN, 1984, 32 (23) : 149 - &
  • [6] SILICON COMPILER LETS SYSTEM MAKERS DESIGN THEIR OWN VLSI CHIPS
    JOHNSON, SC
    [J]. ELECTRONIC DESIGN, 1984, 32 (20) : 167 - 169
  • [7] Improving transient error tolerance of digital VLSI circuits using RObustness COmpiler (ROCO)
    Zhao, Chong
    Dey, Sujit
    [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 133 - +
  • [8] MODELING OF LITHOGRAPHY RELATED YIELD LOSSES FOR CAD OF VLSI CIRCUITS.
    Maly, Wojciech
    [J]. 1600, (CAD-4):
  • [9] INTEGRATED CAD, CAM, AND CAT OF VLSI CIRCUITS AND SYSTEMS - THE CMU PERSPECTIVE
    DIRECTOR, SW
    MALY, W
    RUTENBAR, RA
    SHEN, JP
    SIEWIOREK, DP
    STROJWAS, AJ
    THOMAS, DE
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (03): : 87 - 93
  • [10] PRINCIPAL PROBLEMS IN THE DEVELOPMENT OF CAD SYSTEMS FOR VLSI CIRCUITS FOR ELECTRONIC EQUIPMENT
    BATALOV, BV
    NEMUDROV, VG
    SHEPELEV, VA
    KORNILOV, AI
    [J]. SOVIET MICROELECTRONICS, 1987, 16 (02): : 105 - 108