MODELING OF LITHOGRAPHY RELATED YIELD LOSSES FOR CAD OF VLSI CIRCUITS.

被引：0
|
作者：
Maly, Wojciech [1 ]
机构：
[1] Carnegie-Mellon Univ, Dep of, Electrical & Computer, Engineering, Pittsburgh, PA, USA, Carnegie-Mellon Univ, Dep of Electrical & Computer Engineering, Pittsburgh, PA, USA
来源：
| 1600年 / CAD-4期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
INTEGRATED CIRCUITS, VLSI
引用
下载
收藏
相关论文
共 50 条
  • [31] MODELING AND TEST GENERATION ALGORITHMS FOR MOS CIRCUITS.
    Jain, Sunil K.
    Agrawal, Vishwani D.
    [J]. IEEE Transactions on Computers, 1985, C-34 (05) : 426 - 433
  • [32] DEVICE MODELING FOR SUBMICRON FET INTEGRATED CIRCUITS.
    Chatterjee, Pallab K.
    [J]. 1600, (CHMT-5):
  • [33] MODELING CONCEPTS FOR VLSI CAD OBJECTS
    BATORY, DS
    KIM, W
    [J]. ACM TRANSACTIONS ON DATABASE SYSTEMS, 1985, 10 (03): : 322 - 346
  • [34] Understanding yield losses in logic circuits
    Appello, D
    Fudoli, A
    Girrda, K
    Tancorre, V
    Gizdarski, E
    Mathew, B
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (03): : 208 - 215
  • [35] Design automation of VLSI integrated circuits. Part 3 - Routing Methods.
    Kozminski, Krzysztof A.
    Swit, Alfred
    [J]. Elektronika Warszawa, 1988, 29 (03): : 8 - 12
  • [36] COMPUTER MODELLING OF POLYSILICON-CONTACTED EMITTER BIPOLAR TRANSISTORS FOR VLSI CIRCUITS.
    Bradley, Susan M.
    Doherty, J.G.
    [J]. Microelectronics Journal, 1987, 18 (04) : 5 - 14
  • [37] Modeling and high frequency characterization of short links for high performance integrated circuits.: Experimental validation and CAD formulas
    Hassaïne, N
    Concilio, F
    [J]. PROCEEDINGS OF THE INTERNATIONAL 2003 SBMO/IEEE MTT-S INTERNATIONAL MICROWAVE AND OPTOELECTRONICS CONFERENCE - IMOC 2003, VOLS I AND II, 2003, : 507 - 512
  • [38] YIELD MAXIMIZATION FOR USE IN MULTIPLE CRITERION OPTIMIZATION OF ELECTRONIC CIRCUITS.
    Lightner, M.R.
    Director, S.W.
    [J]. 1600, IEEE, New York, NY
  • [39] SPICE simulation of RRAM circuits. A compact modeling perspective
    Gonzalez-Cordero, G.
    Roldan, J. B.
    Jimenez-Molinos, F.
    [J]. 2017 SPANISH CONFERENCE ON ELECTRON DEVICES (CDE), 2017,
  • [40] On modeling and testing of lithography related open faults in nano-CMOS circuits
    Sreedhar, Aswin
    Sanyal, Alodeep
    Kundu, Sandip
    [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 533 - 538
12345