MODELING AND TEST GENERATION ALGORITHMS FOR MOS CIRCUITS.

被引：20

作者：

Jain, Sunil K. ^{[1
]}

Agrawal, Vishwani D. ^{[1
]}

机构：

[1] AT&T Bell Lab, Murray Hill, NJ,, USA, AT&T Bell Lab, Murray Hill, NJ, USA

来源：

关键词：

D-ALGORITHM - MOS CIRCUIT FAULTS - STUCK FAULTS - TEST GENERATION ALGORITHMS;

D O I：

10.1109/TC.1985.1676582

中图分类号：

学科分类号：

摘要：

引用

下载

页码：426 / 433

共 50 条

[1] MODELING AND TEST-GENERATION ALGORITHMS FOR MOS CIRCUITS
JAIN, SK
AGRAWAL, VD
IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (05) : 426 - 433
[2] TEST GENERATION SYSTEM FOR DIGITAL CIRCUITS.
Tomita, Kyouji
Funatsu, Shigehiro
Wakatsuki, Nobuo
Yamada, Akihiko
NEC Research and Development, 1978, (49): : 16 - 24
[3] MOS Protection Circuits.
Holle, E.
Elektroniker, 1975, 14 (04):
[4] Integration of Filters with Linear MOS Circuits.
Christiansen, Peter
Gebhardt, Paul J.
Kohlbacher, Gerhard
Wissenschaftliche Berichte AEG-Telefunken, 1979, 52 (1-2): : 131 - 138
[5] EBT: A COMPREHENSIVE TEST GENERATION TECHNIQUE FOR HIGHLY SEQUENTUAL CIRCUITS.
Marlett, Ralph A.
1978, : 335 - 339
[6] TEST LANGUAGE FOR HYBRID CIRCUITS.
Bailey, Bill
New Electronics, 1980, 13 (23): : 49 - 50
[7] QUALITATIVE BEHAVIORS OF A CLASS OF MOS DIGITAL CIRCUITS.
Urahama, Kiichi
Transactions of the Institute of Electronics, Information and Communication Engineers, Section E (, 1987, E70 (03): : 165 - 168
[8] SECONDARY PROCESSING OPTIMAL ALGORITHMS AND CIRCUITS.
Stryukov, B.A.
Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1980, 34-35 (07): : 58 - 60
[9] GENERATION OF SHORTEST TEST SEQUENCES FOR DETECTING INDIVIDUAL FAULTS OF SEQUENTIAL CIRCUITS.
Yau, S.S.
Tang, Y.S.
1600, (22):
[10] Oxide Thin Films for MOS VLSI Circuits.
Jakubowski, Andrzej
Ruzyllo, Jerzy
Elektronika Warszawa, 1984, 25 (07): : 15 - 19