A hybrid bionic optimization algorithm for test access mechanism of system-on-chip

被引：0
|
作者：
Gu, Juan [1 ]
Cui, Xiao-Le [2 ]
Yin, Liang [2 ]
Cheng, Wei [2 ]
机构：
[1] College of Physics Science and Technology, Shenzhen University, Shenzhen 518060, China
[2] Key Lab of Integrated Microsystems, Shenzhen Graduate School, Peking University, Shenzhen 518055, China
来源：
Shenzhen Daxue Xuebao (Ligong Ban)/Journal of Shenzhen University Science and Engineering | 2010年 / 27卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：428 / 432
相关论文
共 50 条
  • [41] Software optimization of the Jpeg2000 algorithm on a VLIW CPU core for system-on-chip implementation
    Menichelli, F
    Olivieri, M
    Smorfa, S
    Zaccardini, I
    PROCEEDINGS OF THE THIRD IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2005, : 222 - 227
  • [42] Thermal Driven Test Access Routing in Hyper-interconnected Three-Dimensional System-on-Chip
    Chandran, Unni
    Zhao, Dan
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, : 410 - 418
  • [43] Concurrent System Level Test (CSLT) Methodology for Complex System-on-Chip
    Tipparthi, Dilip Kumar Reddy
    Kumar, Karthik Krishna
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 196 - 199
  • [44] A novel system-on-chip system for diagnostic & rejuvenation for electric & hybrid vehicles
    Alaoui, Chakib
    Salameh, Ziyad M.
    2006 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION, VOLS 1-3, 2006, : 920 - +
  • [45] Hybrid BIST energy minimisation technique for system-on-chip testing
    Jervan, G.
    Peng, Z.
    Shchenova, T.
    Ubar, R.
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (04): : 208 - 216
  • [46] Testing System-On-Chip by summations of cores' test output voltages
    Ko, KY
    Wong, MWT
    Lee, YS
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 350 - 355
  • [47] Test, Reliability and Functional Safety Trends for Automotive System-on-Chip
    Angione, F.
    Appello, D.
    Aribido, J.
    Athavale, J.
    Bellarmino, N.
    Bernardi, P.
    Cantoro, R.
    De Sio, C.
    Foscale, T.
    Gavarini, G.
    Guerrero, J.
    Huch, M.
    Iaria, G.
    Kilian, T.
    Mariani, R.
    Martone, R.
    Ruospo, A.
    Sanchez, E.
    Schlichtmann, U.
    Squillero, G.
    Reorda, M. Sonza
    Sterpone, L.
    Tancorre, V
    Ugioli, R.
    2022 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2022), 2022,
  • [48] Cluster-based test architecture design for system-on-chip
    Goel, SK
    Marinissen, EJ
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 259 - 264
  • [49] Efficient latch and clock structures for system-on-chip test flexibility
    Lackey, David E.
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 611 - 617
  • [50] Investigation of a new genetic algorithm designed for system-on-chip realization
    Zhu, Zhenhuan
    Mulvaney, David
    Chouliaras, Vassilios
    2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 2966 - +
12345