A hybrid bionic optimization algorithm for test access mechanism of system-on-chip

被引：0
|
作者：
Gu, Juan [1 ]
Cui, Xiao-Le [2 ]
Yin, Liang [2 ]
Cheng, Wei [2 ]
机构：
[1] College of Physics Science and Technology, Shenzhen University, Shenzhen 518060, China
[2] Key Lab of Integrated Microsystems, Shenzhen Graduate School, Peking University, Shenzhen 518055, China
来源：
Shenzhen Daxue Xuebao (Ligong Ban)/Journal of Shenzhen University Science and Engineering | 2010年 / 27卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：428 / 432
相关论文
共 50 条
  • [31] A Note on System-on-Chip Test Scheduling Formulation
    Sandeep Koranne
    Journal of Electronic Testing, 2004, 20 : 309 - 313
  • [32] A hierarchical test scheme for system-on-chip designs
    Li, JF
    Huang, HJ
    Chen, JB
    Su, CP
    Wu, CW
    Cheng, C
    Chen, SI
    Hwang, CY
    Lin, HP
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 486 - 490
  • [33] Research on a real-time task scheduling algorithm for hybrid reconfigurable system-on-chip
    Liu, Yan
    Li, Renfa
    Xu, Xinda
    Xu, Cheng
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2010, 47 (06): : 1116 - 1124
  • [34] Test scheduling of core based system-on-chip using modified ant colony optimization
    Chandrasekaran G.
    Kumarasamy V.
    Chinraj G.
    Journal Europeen des Systemes Automatises, 2019, 52 (06): : 599 - 605
  • [35] A PROTOTYPE PLATFORM FOR SYSTEM-ON-CHIP ADC TEST AND MEASUREMENT
    Mullane, Brendan
    O'Brien, Vincent
    MacNamee, Ciaran
    Fleischmann, Thomas
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 169 - 172
  • [36] Test bus assignment, sizing, and partitioning for system-on-chip
    Harmanani, Haidar M.
    Sawan, Rachel
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2007, 32 (03): : 164 - 175
  • [37] System-on-chip test scheduling with reconfigurable core wrappers
    Larsson, E
    Fujiwara, H
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (03) : 305 - 309
  • [38] Cost effective test planning for system-on-chip manufacture
    Lee, Songjun
    Ambler, Anthony P.
    2006 IEEE AUTOTESTCON, VOLS 1 AND 2, 2006, : 81 - 87
  • [39] System-on-Chip implementation of a PV dynamical Reconfiguration Algorithm
    Ciaglia, S.
    Monmasson, E.
    Petrone, G.
    Spagnuolo, G.
    PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2016, : 4832 - 4837
  • [40] Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm
    Ooi, Chia Yee
    Sua, Jia Pao
    Lee, Siaw Chen
    COMPUTERS & ELECTRICAL ENGINEERING, 2012, 38 (06) : 1444 - 1455
12345