A hybrid bionic optimization algorithm for test access mechanism of system-on-chip

被引：0
|
作者：
Gu, Juan [1 ]
Cui, Xiao-Le [2 ]
Yin, Liang [2 ]
Cheng, Wei [2 ]
机构：
[1] College of Physics Science and Technology, Shenzhen University, Shenzhen 518060, China
[2] Key Lab of Integrated Microsystems, Shenzhen Graduate School, Peking University, Shenzhen 518055, China
来源：
Shenzhen Daxue Xuebao (Ligong Ban)/Journal of Shenzhen University Science and Engineering | 2010年 / 27卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：428 / 432
相关论文
共 50 条
  • [11] Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip
    Ebadi, Zahra S.
    Avanaki, Allreza N.
    Saleh, Resve
    Ivanov, Andre
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (02) : 149 - 160
  • [12] Design of reusable and flexible test access mechanism architecture for system-on-chip
    Rohini, G.
    Salivahanan, S.
    PIERS 2008 HANGZHOU: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM, VOLS I AND II, PROCEEDINGS, 2008, : 916 - +
  • [13] Optimization of a bus-based test data transportation mechanism in system-on-chip
    Larsson, A
    Larsson, E
    Eles, P
    Peng, Z
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 403 - 409
  • [14] Hybrid Test Vector Compression in System-on-Chip Test - An Overview and Methodology
    Biswas, Satyendra N.
    Das, Sunil R.
    Petriu, Emil M.
    Hussain, Altaf
    2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 478 - +
  • [15] Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip
    Wang, Zhanglei
    Chakrabarty, Krishnendu
    Wang, Seongmoon
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (08) : 1251 - 1264
  • [16] On System-on-Chip Testing Using Hybrid Test Vector Compression
    Biswas, Satyendra N.
    Das, Sunil R.
    Petriu, Emil M.
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2014, 63 (11) : 2611 - 2619
  • [17] Energy minimization for hybrid BIST in a system-on-chip test environment
    Ubar, R
    Shchenova, T
    Jervan, G
    Peng, Z
    ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 2 - 7
  • [18] A Strength Pareto Evolutionary Algorithm for Optimizing System-On-Chip Test Schedules
    Marrouche, Wissam
    Farah, Rana
    Harmanani, Haidar M.
    INTERNATIONAL JOURNAL OF COMPUTATIONAL INTELLIGENCE AND APPLICATIONS, 2018, 17 (02)
  • [19] Multiple-Constraint Driven System-on-Chip Test Time Optimization
    Julien Pouget
    Erik Larsson
    Zebo Peng
    Journal of Electronic Testing, 2005, 21 : 599 - 611
  • [20] Multiple-constraint driven system-on-chip test time optimization
    Pouget, J
    Larsson, E
    Peng, Z
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (06): : 599 - 611
12345