Test, Reliability and Functional Safety Trends for Automotive System-on-Chip

被引:0
|
作者
Angione, F. [4 ]
Appello, D. [3 ]
Aribido, J. [1 ]
Athavale, J. [1 ]
Bellarmino, N. [4 ]
Bernardi, P. [4 ]
Cantoro, R. [4 ]
De Sio, C. [4 ]
Foscale, T. [4 ]
Gavarini, G. [4 ]
Guerrero, J. [4 ]
Huch, M. [2 ]
Iaria, G. [4 ]
Kilian, T. [2 ]
Mariani, R. [1 ]
Martone, R. [4 ]
Ruospo, A. [4 ]
Sanchez, E. [4 ]
Schlichtmann, U. [2 ]
Squillero, G. [4 ]
Reorda, M. Sonza [4 ]
Sterpone, L. [4 ]
Tancorre, V [3 ]
Ugioli, R. [3 ]
机构
[1] NVIDIA, Santa Clara, CA USA
[2] Infineon Technol, Neubiberg, DE USA
[3] STMicroelect, Turin, Italy
[4] Politecn Torino, Turin, Italy
关键词
DNNs reliability; Inter-wafer performance variation estimation; SLT-BI automatic test equipment;
D O I
10.1109/ETS54262.2022.9810388
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper encompasses three contributions by industry professionals and university researchers. The contributions describe different trends in automotive products, including both manufacturing test and run-time reliability strategies. The subjects considered in this session deal with critical factors, from optimizing the final test before shipment to market to in-field reliability during operative life.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Reliability tests for system-on-chip design
    Firtat, B
    Enoiu, C
    Delovsky, G
    [J]. 2004 International Semiconductor Conference, Vols 1and 2, Proceedings, 2004, : 471 - 474
  • [3] System-on-chip: Issues, challenges and trends
    Badawy, W
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 85 - 90
  • [4] Functional Safety of a System-on-Chip Based Safety-Critical Structural Health Monitoring System
    Wiese, Veit
    Al Amin, Rashed
    Obermaisser, Roman
    [J]. 2022 6TH INTERNATIONAL CONFERENCE ON SYSTEM RELIABILITY AND SAFETY, ICSRS, 2022, : 539 - 547
  • [5] A universal random test generator for functional verification of microprocessors and system-on-chip
    Bhaskar, KU
    Prasanth, M
    Chandramouli, G
    Kamakoti, V
    [J]. 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 207 - 212
  • [6] Preemptive system-on-chip test scheduling
    Larsson, E
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 620 - 629
  • [7] An integrated system-on-chip test framework
    Larsson, E
    Peng, Z
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 138 - 144
  • [8] Optimal system-on-chip test scheduling
    Larsson, E
    Fujiwara, H
    [J]. ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 306 - 311
  • [9] CANopen Safety on Safety-Related System-on-Chip
    Rahmani, Hamid
    Loeser, Karolin
    Thum, Richard
    Hayek, Ali
    Boercsoek, Josef
    [J]. 2015 XXV INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION AND AUTOMATION TECHNOLOGIES (ICAT), 2015,
  • [10] Research Trends in Automotive Functional Safety
    Ismail, Azianti
    Jung, Won
    [J]. PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON QUALITY, RELIABILITY, RISK, MAINTENANCE, AND SAFETY ENGINEERING (QR2MSE), VOLS I-IV, 2013, : 1 - 4