Test, Reliability and Functional Safety Trends for Automotive System-on-Chip

被引：0

作者：

Angione, F. ^{[4
]}

Appello, D. ^{[3
]}

Aribido, J. ^{[1
]}

Athavale, J. ^{[1
]}

Bellarmino, N. ^{[4
]}

Bernardi, P. ^{[4
]}

Cantoro, R. ^{[4
]}

De Sio, C. ^{[4
]}

Foscale, T. ^{[4
]}

Gavarini, G. ^{[4
]}

Guerrero, J. ^{[4
]}

Huch, M. ^{[2
]}

Iaria, G. ^{[4
]}

Kilian, T. ^{[2
]}

Mariani, R. ^{[1
]}

Martone, R. ^{[4
]}

Ruospo, A. ^{[4
]}

Sanchez, E. ^{[4
]}

Schlichtmann, U. ^{[2
]}

Squillero, G. ^{[4
]}

Reorda, M. Sonza ^{[4
]}

Sterpone, L. ^{[4
]}

Tancorre, V ^{[3
]}

Ugioli, R. ^{[3
]}

机构：

[1] NVIDIA, Santa Clara, CA USA

[2] Infineon Technol, Neubiberg, DE USA

[3] STMicroelect, Turin, Italy

[4] Politecn Torino, Turin, Italy

来源：

2022 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2022) | 2022年

关键词：

DNNs reliability; Inter-wafer performance variation estimation; SLT-BI automatic test equipment;

D O I：

10.1109/ETS54262.2022.9810388

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper encompasses three contributions by industry professionals and university researchers. The contributions describe different trends in automotive products, including both manufacturing test and run-time reliability strategies. The subjects considered in this session deal with critical factors, from optimizing the final test before shipment to market to in-field reliability during operative life.

引用

页数：10

共 50 条

[41] Reliability test guidelines for a 0.18 μm generation multi-oxide CMOS technology for system-on-chip applications
[J]. Chen, S.-J., 1928, Japan Society of Applied Physics (42):
[42] Verification Methodology of Sophisticated Automotive Sensor Interfaces Integrated in Modern System-on-Chip Airbag System
Thang Nguyen
Basa, Andrei-Daniel
[J]. 39TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2013), 2013, : 2335 - 2340
[43] Digital Electronic System-on-Chip Design: Methodologies, Tools, Evolution, and Trends
Cirstea, Marcian
Benkrid, Khaled
Dinu, Andrei
Ghiriti, Romeo
Petreus, Dorin
[J]. MICROMACHINES, 2024, 15 (02)
[44] An Effective Functional Safety Solution for Automotive Systems-on-Chip
Tshagharyan, G.
Harutyunyan, G.
Zorian, Y.
[J]. 2017 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2017,
[45] Safety-related system-on-chip architecture for embedded computing applications
Hayek, A.
Machmur, B.
Schreiber, M.
Boercsoek, J.
[J]. SAFETY, RELIABILITY AND RISK ANALYSIS: BEYOND THE HORIZON, 2014, : 2933 - 2939
[46] A Strength Pareto Evolutionary Algorithm for Optimizing System-On-Chip Test Schedules
Marrouche, Wissam
Farah, Rana
Harmanani, Haidar M.
[J]. INTERNATIONAL JOURNAL OF COMPUTATIONAL INTELLIGENCE AND APPLICATIONS, 2018, 17 (02)
[47] An ILP formulation to optimize test access mechanism in system-on-chip testing
Nourani, M
Papachristou, C
[J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 902 - 910
[48] Multiple-Constraint Driven System-on-Chip Test Time Optimization
Julien Pouget
Erik Larsson
Zebo Peng
[J]. Journal of Electronic Testing, 2005, 21 : 599 - 611
[49] Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip
Ebadi, Zahra S.
Avanaki, Allreza N.
Saleh, Resve
Ivanov, Andre
[J]. INTEGRATION-THE VLSI JOURNAL, 2007, 40 (02) : 149 - 160
[50] A hybrid bionic optimization algorithm for test access mechanism of system-on-chip
Gu, Juan
Cui, Xiao-Le
Yin, Liang
Cheng, Wei
[J]. Shenzhen Daxue Xuebao (Ligong Ban)/Journal of Shenzhen University Science and Engineering, 2010, 27 (04): : 428 - 432

← 1 2 3 4 5 →