A hybrid bionic optimization algorithm for test access mechanism of system-on-chip

被引：0
|
作者：
Gu, Juan [1 ]
Cui, Xiao-Le [2 ]
Yin, Liang [2 ]
Cheng, Wei [2 ]
机构：
[1] College of Physics Science and Technology, Shenzhen University, Shenzhen 518060, China
[2] Key Lab of Integrated Microsystems, Shenzhen Graduate School, Peking University, Shenzhen 518055, China
来源：
Shenzhen Daxue Xuebao (Ligong Ban)/Journal of Shenzhen University Science and Engineering | 2010年 / 27卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：428 / 432
相关论文
共 50 条
  • [1] Efficient test access mechanism optimization for system-on-chip
    Iyengar, V
    Chakrabarty, K
    Marinissen, EJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (05) : 635 - 643
  • [2] Niche genetic algorithm based optimization of test access mechanism for system-on-chip
    Microelectronics Center, Harbin Institute of Technology, Harbin 150001, China
    Harbin Gongye Daxue Xuebao, 2007, 5 (825-829):
  • [3] Test wrapper and test access mechanism co-optimization for system-on-chip
    Iyengar, V
    Chakrabarty, K
    Marinissen, EJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 213 - 230
  • [4] Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip
    Vikram Iyengar
    Krishnendu Chakrabarty
    Erik Jan Marinissen
    Journal of Electronic Testing, 2002, 18 : 213 - 230
  • [5] Test wrapper and test access mechanism co-optimization for system-on-chip
    Iyengar, V
    Chakrabarty, K
    Marinissen, EJ
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1023 - 1032
  • [6] An improved test access mechanism structure and optimization technique in system-on-chip
    Feng Jianhua
    Long Jieyi
    Xu Wenhua
    Ye Hongfei
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : D23 - D24
  • [7] Test scheduling and test access architecture optimization for system-on-chip
    Hsu, HS
    Huang, JR
    Cheng, KL
    Wang, CW
    Huang, CT
    Wu, CW
    Lin, YL
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 411 - 416
  • [8] Test access mechanism optimization, test scheduling, and tester data volume reduction for system-on-chip
    Iyengar, V
    Chakrabarty, K
    Marinissen, EJ
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (12) : 1619 - 1632
  • [9] Thermal-safe test access mechanism and co-optimization for system-on-chip
    Yu, Thomas Edison
    Yoneda, Tomokazu
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 187 - +
  • [10] An ILP formulation to optimize test access mechanism in system-on-chip testing
    Nourani, M
    Papachristou, C
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 902 - 910
12345