System-on-chip: Issues, challenges and trends

被引：0
|
作者：
Badawy, Wael [1 ]
机构：
[1] Dept. of Elec. and Comp. Eng., University of Calgary, Calgary, Alta. T2N 1N4, Canada
来源：
Canadian Journal of Electrical and Computer Engineering | 2001年 / 26卷 / 3-4期
关键词：
Application specific integrated circuits - Computer aided design - Concurrent engineering - Intellectual property - Logic gates - Product development - Real time systems - Signal processing - Software prototyping;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The increase in the number of logic gates (10 to 20 million gates) that can be implemented on a single integrated chip allows for design of circuits with great functional complexity. A whole system previously integrated into a board is now being integrated into a single chip, leading to system-on-chip (SoC) design. A paradigm shift from the current cell-library-driven, application-specific integrated-circuit (ASIC) design to a new SoC technology is now occurring. This paper outlines the issues, challenges, and trends in the development of SoC design for real-time systems.
引用
收藏
页码：85 / 90
相关论文
共 50 条
  • [1] System-on-chip: Issues, challenges and trends
    Badawy, W
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 85 - 90
  • [2] Trends and challenges with system-on-chip technology for multimedia system design
    Chen, YK
    Kung, SY
    [J]. 2005 Emerging Information Technology Conference (EITC), 2005, : 34 - 37
  • [3] Testability issues of system-on-chip design
    Novak, F
    [J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2001, 31 (02): : 84 - 87
  • [4] Guest Editorial: Implementation Issues in System-on-Chip
    Ellervee, Peeter
    Nurmi, Jari
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 87 (03): : 269 - 270
  • [5] System-on-chip (SoC): Clocking and synchronization issues
    Sridhar, R
    [J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 520 - 527
  • [6] Guest Editorial: Implementation Issues in System-on-Chip
    Peeter Ellervee
    Jari Nurmi
    [J]. Journal of Signal Processing Systems, 2017, 87 : 269 - 270
  • [7] Verification challenges of complex system-on-chip devices
    Horauer, M.
    Widhalm, D.
    Tauner, S.
    Mirtl, S.
    [J]. ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2015, 132 (06): : 269 - 273
  • [8] Trends in low power digital System-On-Chip designs
    Saleh, R
    Lim, G
    Kadowaki, T
    Uchiyama, K
    [J]. PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 373 - 378
  • [9] Design challenges for System-In-Package vs System-On-Chip
    Trigas, C
    [J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 663 - 666
  • [10] Special section on system-on-chip integration: Challenges and implications
    Secareanu, Radu M.
    Marshall, Andrew
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (10) : 1065 - 1066
12345