System-on-chip (SoC): Clocking and synchronization issues

被引：1
|
作者：
Sridhar, R [1 ]
机构：
[1] SUNY Buffalo, Dept Comp Sci & Engn, Buffalo, NY 14260 USA
来源：
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年
关键词：
D O I：
10.1109/ICVD.2004.1260973
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Technology scaling continues to improve transistor performance and integration to realize complex systems and added functionality in SoC designs. This reduces the energy consumed with a 30% speed improvement per technology generation. The scaling, however comes with some adverse effects posingperceived barriers. In this paper we discuss the design challenges in Ultra Deep Submicron (UDSM) technologies and the scaling problems in SoC circuits for clocking and synchronization. This includes delay variations and functional errors due to various types of noise sources. Correct clocking and synchronization can be achieved through innovative strategies that work at all levels of abstraction.
引用
收藏
页码：520 / 527
页数：8
相关论文
共 50 条
  • [1] System-on-chip (SoC) Medicine
    Leong, Wai Yie
    Leong, Yuan Zhi
    Leong, Wai San
    2024 IEEE INTERNATIONAL WORKSHOP ON ELECTROMAGNETICS: APPLICATIONS AND STUDENT INNOVATION COMPETITION, IWEM 2024, 2024,
  • [2] System-on-Chip (SOC) Design for CNC System
    Chen, Youdong
    Wei, Hongxing
    Sun, Kai
    Wang, Tianmiao
    Zou, Yong
    ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 685 - +
  • [3] Programmable System-on-Chip (SoC) for Silicon Prototyping
    Huang, Chun-Ming
    Wu, Chien-Ming
    Yang, Chih-Chyau
    Lee, Kuen-Jong
    Wey, Chin-Long
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 1341 - +
  • [4] Testability issues of system-on-chip design
    Novak, F
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2001, 31 (02): : 84 - 87
  • [5] System-on-chip: Issues, challenges and trends
    Badawy, Wael
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 85 - 90
  • [6] System-on-chip: Issues, challenges and trends
    Badawy, W
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 85 - 90
  • [7] Evaluating the repair of system-on-chip (SoC) using connectivity
    Choi, M
    Park, N
    Piuri, V
    Lombardi, F
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2004, 53 (06) : 1464 - 1472
  • [8] Evaluating the repair of System-on-Chip (SoC) using connectivity
    Choi, M
    Park, N
    Piuri, V
    Kim, YB
    Lombardi, F
    IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 309 - 314
  • [9] The SoC-mobinet model in system-on-chip education
    Nurmi, J
    Madsen, J
    Ofner, E
    Isoaho, J
    Tenhunen, H
    2005 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2005, : 71 - 72
  • [10] PrSoC: Programmable System-on-chip (SoC) for silicon prototyping
    Huang, Chun-Ming
    Wu, Chien-Ming
    Yang, Chih-Chyau
    Wey, Chin-Long
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3382 - 3385
12345