System-on-chip (SoC): Clocking and synchronization issues

被引：1
|
作者：
Sridhar, R [1 ]
机构：
[1] SUNY Buffalo, Dept Comp Sci & Engn, Buffalo, NY 14260 USA
来源：
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年
关键词：
D O I：
10.1109/ICVD.2004.1260973
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Technology scaling continues to improve transistor performance and integration to realize complex systems and added functionality in SoC designs. This reduces the energy consumed with a 30% speed improvement per technology generation. The scaling, however comes with some adverse effects posingperceived barriers. In this paper we discuss the design challenges in Ultra Deep Submicron (UDSM) technologies and the scaling problems in SoC circuits for clocking and synchronization. This includes delay variations and functional errors due to various types of noise sources. Correct clocking and synchronization can be achieved through innovative strategies that work at all levels of abstraction.
引用
收藏
页码：520 / 527
页数：8
相关论文
共 50 条
  • [21] 60 GHz System-on-Chip (SoC) with Built-in Memory and an On-chip Antenna
    Ghaffar, Farhan A.
    Arsalan, Muhammad
    Cheema, Hammad M.
    Salama, Khaled N.
    Shamim, Atif
    2014 8TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2014, : 531 - 532
  • [22] On Enhancing the Debug Architecture of a System-on-Chip (SoC) to Detect Software Attacks
    Backer, Jerry
    Hely, David
    Karri, Ramesh
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2015, : 29 - 34
  • [23] 2010 International Symposium on System-on-Chip Proceedings, SoC 2010: Foreword
    Nurmi, Jari
    Takala, Jarmo
    Vainio, Olli
    Salmela, Perttu
    2010 International Symposium on System-on-Chip Proceedings, SoC 2010, 2010,
  • [24] A System-On-Chip (SOC) Platform to Integrated Inertial Navigation Systems & GPS
    Garcia-Quinchia, Alex
    Yi-Guo
    Martin, Elena
    Ferrer, Carles
    ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 598 - +
  • [25] An AXI Data Shaper for Heterogeneous FPGA System-on-Chip (SoC) Architectures
    Yitim, Efe Berkay
    Schmidt, Ece Guran
    2022 30TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU, 2022,
  • [26] 2003 International Symposium on System-on-Chip, SoC 2003 - Proceedings: Foreword
    Nurmi, Jari
    Takala, Jarmo
    Hämäläinen, Timo D.
    2003 International Symposium on System-on-Chip, SoC 2003 - Proceedings, 2003,
  • [27] On-Device Deep Learning Inference for System-on-Chip (SoC) Architectures
    Springer, Tom
    Eiroa-Lledo, Elia
    Stevens, Elizabeth
    Linstead, Erik
    ELECTRONICS, 2021, 10 (06) : 1 - 21
  • [28] DeepSoCS: A Neural Scheduler for Heterogeneous System-on-Chip (SoC) Resource Scheduling
    Sung, Tegg Taekyong
    Ha, Jeongsoo
    Kim, Jeewoo
    Yahja, Alex
    Sohn, Chae-Bong
    Ryu, Bo
    ELECTRONICS, 2020, 9 (06) : 1 - 16
  • [29] An FPGA implementation of a snoop cache with synchronization for a multiprocessor System-On-Chip
    Yamawaki, Akira
    Iwane, Masahiko
    2007 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, VOLS 1 AND 2, 2007, : 17 - 24
  • [30] Encoding Test Pattern of System-on-Chip (SOC) Using Annular Scan Chain
    Huang, Guilin
    Zhang, Zhengjin
    Wang, Honghai
    Jiang, Jiabao
    Wu, Qilin
    SECURITY AND COMMUNICATION NETWORKS, 2022, 2022
12345