Symbolic-functional representation inference for gate-level power estimation

被引：0
|
作者：
Lyu, Zejia [1 ]
Shen, Jizhong [1 ]
机构：
[1] College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China
来源：
Microelectronics Journal | 2024年 / 154卷
关键词：
Compendex;
D O I：
10.1016/j.mejo.2024.106443
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Functionally Valid Gate-level Peak Power Estimation for Processors
    Sambamurthy, Sriram
    Gurumurthy, Sankar
    Vemu, Ramtilak
    Abraham, Jacob A.
    [J]. ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 753 - 758
  • [2] Gate-level power estimation using tagged probabilistic simulation
    Ding, CS
    Tsui, CY
    Pedram, M
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (11) : 1099 - 1107
  • [3] An Efficient Hybrid Power Modeling Approach for Accurate Gate-Level Power Estimation
    Nocua, A.
    Virazel, A.
    Bosio, A.
    Girard, P.
    Chevalier, C.
    [J]. 2015 27TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2015, : 17 - 20
  • [4] An Accurate Gate-level Stress Estimation for NBTI
    Han, Sangwoo
    Lee, Junho
    Kim, Byung-Su
    Kim, Juho
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (02) : 139 - 144
  • [5] Functional fault coverage: the chamber of secrets or an accurate estimation of gate-level coverage?
    Fummi, F
    Marconcini, C
    Pravadelli, G
    [J]. ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 154 - 159
  • [6] Probabilistic Gate-level Power Estimation using a Novel Waveform Set Method
    Oskuii, Saeeid Tahmasbi
    Kjeldsberg, Per Gunnar
    Aas, Einar J.
    [J]. GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 37 - 42
  • [7] RTL power optimization with gate-level accuracy
    Wang, Q
    Roy, S
    [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 39 - 45
  • [8] Limits of gate-level power estimation considering real delay effects and glitches
    Meixner, Michael
    Noll, Tobias G.
    [J]. 2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2014,
  • [9] Power compiler: A gate-level power optimization and synthesis system
    Chen, B
    Nedelchev, I
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 74 - 79
  • [10] An efficient reliability estimation method for gate-level circuit
    [J]. Cai, S. (csustcs4002@163.com), 1600, Science Press (35):
12345