Symbolic-functional representation inference for gate-level power estimation

被引：0
|
作者：
Lyu, Zejia [1 ]
Shen, Jizhong [1 ]
机构：
[1] College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China
来源：
Microelectronics Journal | 2024年 / 154卷
关键词：
Compendex;
D O I：
10.1016/j.mejo.2024.106443
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Energy Minimum Operation with Self Synchronous Gate-Level Autonomous Power Gating and Voltage Scaling
    Devlin, Benjamin
    Ikeda, Makoto
    Asada, Kunihiro
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (04): : 546 - 554
  • [42] An efficient algorithm for estimating gate-level power consumption in large-scale integrated circuits
    Lyu, Zejia
    Shen, Jizhong
    [J]. MICROELECTRONICS JOURNAL, 2024, 146
  • [43] Cell-based layout techniques supporting gate-level voltage scaling for low power
    Yeh, CW
    Kang, YS
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (06) : 983 - 986
  • [44] A Prototype-Based Gate-Level Cycle-Accurate Methodology for SoC Performance Exploration and Estimation
    Su, Ching-Lung
    Chen, Tse-Min
    Wu, Kuo-Hsuan
    [J]. VLSI DESIGN, 2013, 2013
  • [45] Improved power estimation for behavioral and gate level designs
    Wright, RL
    Shanblatt, MA
    [J]. IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 102 - 107
  • [46] Leveraging Machine Learning for Gate-level Timing Estimation Using Current Source Models and Effective Capacitance
    Garyfallou, Dimitrios
    Vagenas, Anastasis
    Antoniadis, Charalampos
    Massoud, Yehia
    Stamoulis, George
    [J]. PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 77 - 83
  • [47] A novel approach to perform gate-level yield analysis and optimization considering correlated variations in power and performance
    Srivastava, Ashish
    Chopra, Kaviraj
    Shah, Saumil
    Sylvester, Dennis
    Blaauw, David
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (02) : 272 - 285
  • [48] Optimization of Dynamic Power Consumption in Multi-Tier Gate-Level Monolithic 3D ICs
    Lin, Sheng-En David
    Pande, Partha Pratim
    Kim, Dae Hyun
    [J]. PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 29 - 34
  • [49] Improving high-level and gate-level testing with FATE: A functional automatic test pattern generator traversing unstabilised extended FSM
    Di Guglielmo, G.
    Fummi, F.
    Marconcini, C.
    Pravadelli, G.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (03): : 187 - 196
  • [50] Digital Statistical Analysis Using VHDL Impact of Variations on Timing and Power Using Gate-Level Monte Carlo Simulation
    Dietrich, Manfred
    Eichler, Uwe
    Haase, Joachim
    [J]. 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1007 - 1010
12345