Symbolic-functional representation inference for gate-level power estimation

被引：0
|
作者：
Lyu, Zejia [1 ]
Shen, Jizhong [1 ]
机构：
[1] College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China
来源：
Microelectronics Journal | 2024年 / 154卷
关键词：
Compendex;
D O I：
10.1016/j.mejo.2024.106443
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] A gate-level leakage power reduction method for ultra-low-power CMOS circuits
    Halter, JP
    Najm, FN
    [J]. PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 475 - 478
  • [32] Gate-Level Graph Representation Learning: A Step Towards the Improved Stuck-at Faults Analysis
    Balakrishnan, Aneesh
    Alexandrescu, Dan
    Jenihhin, Maksim
    Lange, Thomas
    Glorieux, Maximilien
    [J]. PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 24 - 30
  • [33] A FUNCTIONAL MOS-TRANSISTOR FEATURING GATE-LEVEL WEIGHTED SUM AND THRESHOLD OPERATIONS
    SHIBATA, T
    OHMI, T
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (06) : 1444 - 1455
  • [34] Noise-Aware Multiple-Voltage Assignment for Gate-Level Power Optimization
    Yan, Jin-Tai
    Chen, Zhi-Wei
    Luo, Jos-Hua
    [J]. 2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 337 - 340
  • [35] A parallel algorithm for power estimation at gate level
    Nourani, M
    Nazarian, S
    Afzali-Kusha, A
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 511 - 514
  • [36] Cell-based layout techniques supporting gate-level voltage scaling for low power
    Yeh, CW
    Kang, YS
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (05) : 629 - 633
  • [37] Design and CAD Methodologies for Low Power Gate-level Monolithic 3D ICs
    Panth, Shreepad
    Samadi, Kambiz
    Du, Yang
    Lim, Sung Kyu
    [J]. PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 171 - 176
  • [38] Gate-level voltage scaling for low-power design using multiple supply voltages
    Yeh, C
    Chang, MC
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (06): : 334 - 339
  • [39] Hardware Trojan Classification at Gate-level Netlists based on Area and Power Machine Learning Analysis
    Liakos, Konstantinos G.
    Georgakilas, Georgios K.
    Plessas, Fotis C.
    [J]. 2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 412 - 417
  • [40] An Approach to Multi-core Functional Gate-level Simulation Minimizing Synchronization and Communication Overheads
    Ahmad, Tariq B.
    Ciesielski, Maciej
    [J]. 2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS, 2013, : 77 - 82
12345