Hybrid Graph Representation and Learning Framework for High-Level Synthesis Design Space Exploration

被引:0
|
作者
Taghipour, Pouya [1 ]
Granger, Eric [2 ]
Blaquiere, Yves [1 ]
机构
[1] Ecole Technol Super ETS, Dept Elect Engn, LaCIME, Montreal, PQ H3C 1K3, Canada
[2] Ecole Technol Super ETS, Dept Syst Engn, LIVIA, ILLS, Montreal, PQ H3C 1K3, Canada
来源
IEEE ACCESS | 2024年 / 12卷
基金
加拿大自然科学与工程研究理事会;
关键词
Accuracy; Predictive models; Analytical models; Costs; Codes; Training; Graph neural networks; Standards; Optimization; Logic; Electronic design automation (EDA); high-level synthesis (HLS); design space exploration (DSE); machine learning (ML); graph neural networks (GNN); field-programmable gate array (FPGA);
D O I
10.1109/ACCESS.2024.3509606
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Optimizing hardware accelerators in high-level synthesis (HLS) relies on design space exploration (DSE), which involves experimenting with different pragma options and trading off hardware cost and performance metrics (HCPMs) to identify Pareto-optimal solutions. The exponential growth of the design space, poor quality-of-results (QoR) estimation by HLS tools, and lengthy post-implementation runtime have made the HLS DSE process highly challenging and time-consuming. Automating this process could reduce time-to-market and associated development costs. Learning-based methods, particularly graph neural networks (GNNs), have shown considerable potential in addressing HLS QoR/DSE problems by modeling the mapping function from control data flow graphs (CDFGs) of HLS designs to their logic, enabling early estimation of QoR during the compilation phase of the hardware design flow. However, there is still a gap in terms of their prediction accuracy. Indeed, modeling HLS-related problems using GNNs that efficiently capture the complex patterns arising from applied pragmas and low-level characteristics of HLS specifications is challenging. This paper introduces a novel hybrid graph representation and learning framework under a multi-task setting, featuring two distinct types of CDFGs derived from two different sources. Furthermore, various models are proposed to fuse features and knowledge in joint, sequential, and parallel learning architectures, aiming to improve the overall accuracy and generalization in predicting QoR and approximating the Pareto frontier (PF). Experimental results show that our framework can attain a higher level of performance than the state-of-the-art baseline models over unseen designs, with an average relative improvement of 47.4 % and 16.0 % for resource utilization and performance metrics, respectively. Additionally, considering various HLS designs with different design space sizes, a 26.8 % enhancement in DSE PF approximation is observed.
引用
收藏
页码:189574 / 189589
页数:16
相关论文
共 50 条
  • [31] Compiler-directed design space exploration for caching and prefetching data in high-level synthesis
    Baradaran, N
    Diniz, PC
    FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 233 - 240
  • [32] INTEGRATED SCHEDULING, ALLOCATION AND MODULE SELECTION FOR DESIGN-SPACE EXPLORATION IN HIGH-LEVEL SYNTHESIS
    AHMAD, I
    DHODHI, MK
    CHEN, CYR
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (01): : 65 - 71
  • [33] Effective High-Level Synthesis Design Space Exploration through a Novel Cost Function Formulation
    Gao, Yiheng
    Schafer, Benjamin Carrion
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [34] An RTL design-space exploration method for high-level applications
    Kao, PC
    Hsieh, CK
    Wu, ACH
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 162 - 167
  • [35] A methodology and tool for automated transformational high-level design space exploration
    Gerlach, J
    Rosenstiel, W
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 545 - 548
  • [36] An RTL design-space exploration method for high-level applications
    Kao, PC
    Hsieh, CK
    Su, CF
    Wu, ACH
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11): : 2648 - 2654
  • [37] High-level Partitioning and Design Space Exploration for Cyber Physical Systems
    Genius, Daniela
    Bournias, Ilias
    Apvrille, Ludovic
    Chotin, Roselyne
    PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON MODEL-DRIVEN ENGINEERING AND SOFTWARE DEVELOPMENT (MODELSWARD), 2020, : 84 - 91
  • [38] An RTL design-space exploration method for high-level applications
    Kao, Peng-Cheng
    Hsieh, Chih-Kuang
    Su, Ching-Feng
    Wu, Allen C.-H.
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2001, E84-A (11) : 2648 - 2654
  • [39] Interrupt modeling for efficient high-level scheduler design space exploration
    Johnson, F. Ryan
    Paul, Joann M.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (01)
  • [40] A parameterized graph-based framework for high-level test synthesis
    Safari, Saeed
    Jahangir, Amir Hossein
    Esmaeilzadeh, Hadi
    INTEGRATION-THE VLSI JOURNAL, 2006, 39 (04) : 363 - 381