共 50 条
- [1] Transfer Learning for Design-Space Exploration with High-Level Synthesis PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), 2020, : 163 - 168
- [3] On Learning-Based Methods for Design-Space Exploration with High-Level Synthesis 2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
- [4] An RTL design-space exploration method for high-level applications IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11): : 2648 - 2654
- [6] An RTL design-space exploration method for high-level applications PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 162 - 167
- [8] Integrated scheduling and allocation of high-level test synthesis ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 81 - 87
- [9] The integrated scheduling and allocation of high-level test synthesis IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (01): : 145 - 158
- [10] Exploiting Scheduling Information for Efficient High-Level Synthesis Design Space Exploration 2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 226 - 226