INTEGRATED SCHEDULING, ALLOCATION AND MODULE SELECTION FOR DESIGN-SPACE EXPLORATION IN HIGH-LEVEL SYNTHESIS

被引:15
|
作者
AHMAD, I [1 ]
DHODHI, MK [1 ]
CHEN, CYR [1 ]
机构
[1] SYRACUSE UNIV,DEPT ELECT & COMP ENGN,SYRACUSE,NY 13244
来源
关键词
COMPUTER-AIDED DESIGN; DESIGN;
D O I
10.1049/ip-cdt:19951516
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-level synthesis consists of many interdependent tasks such as scheduling, allocation and binding. To make efficient use of time and area, functional unit allocation must be performed using a library of modules which contains a variety of module types with identical functionality, but different area and delay characteristics. The synthesis technique presented in the paper simultaneously performs scheduling, allocation and module selection, using problem-space genetic algorithm (PSGA) to produce area and performance optimised designs. The PSGA-based system uses an intelligent design-space exploration technique by combining a genetic algorithm with a simple and fast problem-specific heuristic to search a large design space effectively and efficiently. The efficient exploration of design-space is essential to design cost-effective architectures for problems of VLSI/ULSI complexity. The PSGA method offers several advantages such as the versatility, simplicity, objective independence and the computational advantages for problems of large size over other existing techniques. The proposed synthesis system handles multicycle functional units, chaining, conditional constructs, loops and structural pipelining. Experiments on benchmarks show very promising results.
引用
收藏
页码:65 / 71
页数:7
相关论文
共 50 条
  • [1] Transfer Learning for Design-Space Exploration with High-Level Synthesis
    Kwon, Jihye
    Carloni, Luca P.
    PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), 2020, : 163 - 168
  • [2] Leveraging Prior Knowledge for Effective Design-Space Exploration in High-Level Synthesis
    Ferretti, Lorenzo
    Kwon, Jihye
    Ansaloni, Giovanni
    Di Guglielmo, Giuseppe
    Carloni, Luca P.
    Pozzi, Laura
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 3736 - 3747
  • [3] On Learning-Based Methods for Design-Space Exploration with High-Level Synthesis
    Liu, Hung-Yi
    Carloni, Luca P.
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [4] An RTL design-space exploration method for high-level applications
    Kao, PC
    Hsieh, CK
    Su, CF
    Wu, ACH
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11): : 2648 - 2654
  • [5] An RTL design-space exploration method for high-level applications
    Kao, Peng-Cheng
    Hsieh, Chih-Kuang
    Su, Ching-Feng
    Wu, Allen C.-H.
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2001, E84-A (11) : 2648 - 2654
  • [6] An RTL design-space exploration method for high-level applications
    Kao, PC
    Hsieh, CK
    Wu, ACH
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 162 - 167
  • [7] Rapid exploration of integrated scheduling and module selection in high level synthesis for application specific processor design
    Sengupta, Anirban
    Sedaghat, Reza
    Sarkar, Pallabi
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (04) : 303 - 314
  • [8] Integrated scheduling and allocation of high-level test synthesis
    Yang, TR
    Peng, Z
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 81 - 87
  • [9] The integrated scheduling and allocation of high-level test synthesis
    Yang, TR
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (01): : 145 - 158
  • [10] Exploiting Scheduling Information for Efficient High-Level Synthesis Design Space Exploration
    Qian, Xingyue
    Shi, Jian
    Shi, Li
    Zhang, Haoyang
    Bian, Lijian
    Qian, Weikang
    2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 226 - 226