共 50 条
- [42] An integrated algorithm for memory allocation and assignment in high-level synthesis 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 608 - 611
- [44] A high-level interconnect power model for design space exploration ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 551 - 558
- [46] An efficient algorithm to integrate scheduling and allocation in high-level test synthesis DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 74 - 81
- [47] Constraint-based design-space exploration and model synthesis EMBEDDED SOFTWARE, PROCEEDINGS, 2003, 2855 : 290 - 305
- [48] Compiler-directed design space exploration for caching and prefetching data in high-level synthesis FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 233 - 240
- [49] Effective High-Level Synthesis Design Space Exploration through a Novel Cost Function Formulation 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
- [50] A methodology and tool for automated transformational high-level design space exploration 2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 545 - 548