INTEGRATED SCHEDULING, ALLOCATION AND MODULE SELECTION FOR DESIGN-SPACE EXPLORATION IN HIGH-LEVEL SYNTHESIS

被引:15
|
作者
AHMAD, I [1 ]
DHODHI, MK [1 ]
CHEN, CYR [1 ]
机构
[1] SYRACUSE UNIV,DEPT ELECT & COMP ENGN,SYRACUSE,NY 13244
来源
关键词
COMPUTER-AIDED DESIGN; DESIGN;
D O I
10.1049/ip-cdt:19951516
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-level synthesis consists of many interdependent tasks such as scheduling, allocation and binding. To make efficient use of time and area, functional unit allocation must be performed using a library of modules which contains a variety of module types with identical functionality, but different area and delay characteristics. The synthesis technique presented in the paper simultaneously performs scheduling, allocation and module selection, using problem-space genetic algorithm (PSGA) to produce area and performance optimised designs. The PSGA-based system uses an intelligent design-space exploration technique by combining a genetic algorithm with a simple and fast problem-specific heuristic to search a large design space effectively and efficiently. The efficient exploration of design-space is essential to design cost-effective architectures for problems of VLSI/ULSI complexity. The PSGA method offers several advantages such as the versatility, simplicity, objective independence and the computational advantages for problems of large size over other existing techniques. The proposed synthesis system handles multicycle functional units, chaining, conditional constructs, loops and structural pipelining. Experiments on benchmarks show very promising results.
引用
收藏
页码:65 / 71
页数:7
相关论文
共 50 条
  • [41] Fast and Inexpensive High-Level Synthesis Design Space Exploration: Machine Learning to the Rescue
    Rashid, Md Imtiaz
    Schafer, Benjamin Carrion
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 3939 - 3950
  • [42] An integrated algorithm for memory allocation and assignment in high-level synthesis
    Seo, J
    Kim, T
    Panda, PR
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 608 - 611
  • [43] Memory allocation and mapping in high-level synthesis - An integrated approach
    Seo, J
    Kim, T
    Panda, PR
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) : 928 - 938
  • [44] A high-level interconnect power model for design space exploration
    Gupta, P
    Zhong, L
    Jha, NK
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 551 - 558
  • [45] HIGH-LEVEL DSP SYNTHESIS USING CONCURRENT TRANSFORMATIONS, SCHEDULING, AND ALLOCATION
    WANG, CY
    PARHI, KK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (03) : 274 - 295
  • [46] An efficient algorithm to integrate scheduling and allocation in high-level test synthesis
    Yang, TR
    Peng, Z
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 74 - 81
  • [47] Constraint-based design-space exploration and model synthesis
    Neema, S
    Sztipanovits, J
    Karsai, G
    Butts, K
    EMBEDDED SOFTWARE, PROCEEDINGS, 2003, 2855 : 290 - 305
  • [48] Compiler-directed design space exploration for caching and prefetching data in high-level synthesis
    Baradaran, N
    Diniz, PC
    FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 233 - 240
  • [49] Effective High-Level Synthesis Design Space Exploration through a Novel Cost Function Formulation
    Gao, Yiheng
    Schafer, Benjamin Carrion
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [50] A methodology and tool for automated transformational high-level design space exploration
    Gerlach, J
    Rosenstiel, W
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 545 - 548