INTEGRATED SCHEDULING, ALLOCATION AND MODULE SELECTION FOR DESIGN-SPACE EXPLORATION IN HIGH-LEVEL SYNTHESIS

被引:15
|
作者
AHMAD, I [1 ]
DHODHI, MK [1 ]
CHEN, CYR [1 ]
机构
[1] SYRACUSE UNIV,DEPT ELECT & COMP ENGN,SYRACUSE,NY 13244
来源
关键词
COMPUTER-AIDED DESIGN; DESIGN;
D O I
10.1049/ip-cdt:19951516
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-level synthesis consists of many interdependent tasks such as scheduling, allocation and binding. To make efficient use of time and area, functional unit allocation must be performed using a library of modules which contains a variety of module types with identical functionality, but different area and delay characteristics. The synthesis technique presented in the paper simultaneously performs scheduling, allocation and module selection, using problem-space genetic algorithm (PSGA) to produce area and performance optimised designs. The PSGA-based system uses an intelligent design-space exploration technique by combining a genetic algorithm with a simple and fast problem-specific heuristic to search a large design space effectively and efficiently. The efficient exploration of design-space is essential to design cost-effective architectures for problems of VLSI/ULSI complexity. The PSGA method offers several advantages such as the versatility, simplicity, objective independence and the computational advantages for problems of large size over other existing techniques. The proposed synthesis system handles multicycle functional units, chaining, conditional constructs, loops and structural pipelining. Experiments on benchmarks show very promising results.
引用
收藏
页码:65 / 71
页数:7
相关论文
共 50 条
  • [31] Efficient verification of scheduling, allocation and binding in high-level synthesis
    Mendías, JM
    Hermida, R
    Molina, MC
    Peñalba, O
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 308 - 315
  • [32] Scheduling and allocation in high-level synthesis using stochastic techniques
    Sait, SM
    Ali, S
    Benten, MST
    MICROELECTRONICS JOURNAL, 1996, 27 (08) : 693 - 712
  • [33] Memory exploration utilizing scheduling effects in high-level synthesis
    Seo, J
    Kim, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 73 - 76
  • [34] INTEGRATED SCHEDULING AND BINDING - A SYNTHESIS APPROACH FOR DESIGN SPACE EXPLORATION
    BALAKRISHNAN, M
    MARWEDEL, P
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 68 - 74
  • [35] Learning from the Past: Efficient High-level Synthesis Design Space Exploration for FPGAs
    Wang, Zi
    Schafer, Benjamin Carrion
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2022, 27 (04)
  • [36] Fast and standalone Design Space Exploration for High-Level Synthesis under resource constraints
    Prost-Boucle, Adrien
    Muller, Olivier
    Rousseau, Frederic
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (01) : 79 - 93
  • [37] Area-oriented Iterative Method for Design Space Exploration with High-Level Synthesis
    da Silva, Jeferson Santiago
    Bampi, Sergio
    2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
  • [38] Hybrid Graph Representation and Learning Framework for High-Level Synthesis Design Space Exploration
    Taghipour, Pouya
    Granger, Eric
    Blaquiere, Yves
    IEEE ACCESS, 2024, 12 : 189574 - 189589
  • [39] Decomposition based estimation of distribution algorithm for high-level synthesis design space exploration
    Yao, Yuan
    Hong, Huiliang
    Wang, Shanshan
    Xiao, Chenglong
    INTEGRATION-THE VLSI JOURNAL, 2025, 100
  • [40] Parallel High-Level Synthesis Design Space Exploration for Behavioral IPs of Exact Latencies
    Schafer, Benjamin Carrion
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2017, 22 (04)