共 50 条
- [31] Efficient verification of scheduling, allocation and binding in high-level synthesis EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 308 - 315
- [33] Memory exploration utilizing scheduling effects in high-level synthesis 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 73 - 76
- [34] INTEGRATED SCHEDULING AND BINDING - A SYNTHESIS APPROACH FOR DESIGN SPACE EXPLORATION 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 68 - 74
- [37] Area-oriented Iterative Method for Design Space Exploration with High-Level Synthesis 2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
- [38] Hybrid Graph Representation and Learning Framework for High-Level Synthesis Design Space Exploration IEEE ACCESS, 2024, 12 : 189574 - 189589