Hybrid Graph Representation and Learning Framework for High-Level Synthesis Design Space Exploration

被引:0
|
作者
Taghipour, Pouya [1 ]
Granger, Eric [2 ]
Blaquiere, Yves [1 ]
机构
[1] Ecole Technol Super ETS, Dept Elect Engn, LaCIME, Montreal, PQ H3C 1K3, Canada
[2] Ecole Technol Super ETS, Dept Syst Engn, LIVIA, ILLS, Montreal, PQ H3C 1K3, Canada
来源
IEEE ACCESS | 2024年 / 12卷
基金
加拿大自然科学与工程研究理事会;
关键词
Accuracy; Predictive models; Analytical models; Costs; Codes; Training; Graph neural networks; Standards; Optimization; Logic; Electronic design automation (EDA); high-level synthesis (HLS); design space exploration (DSE); machine learning (ML); graph neural networks (GNN); field-programmable gate array (FPGA);
D O I
10.1109/ACCESS.2024.3509606
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Optimizing hardware accelerators in high-level synthesis (HLS) relies on design space exploration (DSE), which involves experimenting with different pragma options and trading off hardware cost and performance metrics (HCPMs) to identify Pareto-optimal solutions. The exponential growth of the design space, poor quality-of-results (QoR) estimation by HLS tools, and lengthy post-implementation runtime have made the HLS DSE process highly challenging and time-consuming. Automating this process could reduce time-to-market and associated development costs. Learning-based methods, particularly graph neural networks (GNNs), have shown considerable potential in addressing HLS QoR/DSE problems by modeling the mapping function from control data flow graphs (CDFGs) of HLS designs to their logic, enabling early estimation of QoR during the compilation phase of the hardware design flow. However, there is still a gap in terms of their prediction accuracy. Indeed, modeling HLS-related problems using GNNs that efficiently capture the complex patterns arising from applied pragmas and low-level characteristics of HLS specifications is challenging. This paper introduces a novel hybrid graph representation and learning framework under a multi-task setting, featuring two distinct types of CDFGs derived from two different sources. Furthermore, various models are proposed to fuse features and knowledge in joint, sequential, and parallel learning architectures, aiming to improve the overall accuracy and generalization in predicting QoR and approximating the Pareto frontier (PF). Experimental results show that our framework can attain a higher level of performance than the state-of-the-art baseline models over unseen designs, with an average relative improvement of 47.4 % and 16.0 % for resource utilization and performance metrics, respectively. Additionally, considering various HLS designs with different design space sizes, a 26.8 % enhancement in DSE PF approximation is observed.
引用
收藏
页码:189574 / 189589
页数:16
相关论文
共 50 条
  • [1] Graph Neural Networks for High-Level Synthesis Design Space Exploration
    Ferretti, Lorenzo
    Cini, Andrea
    Zacharopoulos, Georgios
    Alippi, Cesare
    Pozzi, Laura
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (02)
  • [2] Transfer Learning for Design-Space Exploration with High-Level Synthesis
    Kwon, Jihye
    Carloni, Luca P.
    PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), 2020, : 163 - 168
  • [3] Machine learning predictive modelling high-level synthesis design space exploration
    Schafer, B. Carrion
    Wakabayashi, K.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (03): : 153 - 159
  • [4] Learning from the Past: Efficient High-level Synthesis Design Space Exploration for FPGAs
    Wang, Zi
    Schafer, Benjamin Carrion
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2022, 27 (04)
  • [5] On Learning-Based Methods for Design-Space Exploration with High-Level Synthesis
    Liu, Hung-Yi
    Carloni, Luca P.
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [6] Divide and Conquer High-Level Synthesis Design Space Exploration
    Schafer, Benjamin Carrion
    Wakabayashi, Kazutoshi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (03)
  • [7] Fast and Inexpensive High-Level Synthesis Design Space Exploration: Machine Learning to the Rescue
    Rashid, Md Imtiaz
    Schafer, Benjamin Carrion
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 3939 - 3950
  • [8] Hierarchical High-Level Synthesis Design Space Exploration with Incremental Exploration Support
    Schafer, Benjamin Carrion
    IEEE EMBEDDED SYSTEMS LETTERS, 2015, 7 (02) : 51 - 54
  • [9] Graph Representation Learning for Microarchitecture Design Space Exploration
    Yi, Xiaoling
    Lu, Jialin
    Xiong, Xiankui
    Xu, Dong
    Shang, Li
    Yang, Fan
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [10] A framework for high-level system design exploration
    Dedic, Joze
    Finc, Matjaz
    Trost, Andrej
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2006, 36 (03): : 151 - 160