Hybrid Graph Representation and Learning Framework for High-Level Synthesis Design Space Exploration

被引:0
|
作者
Taghipour, Pouya [1 ]
Granger, Eric [2 ]
Blaquiere, Yves [1 ]
机构
[1] Ecole Technol Super ETS, Dept Elect Engn, LaCIME, Montreal, PQ H3C 1K3, Canada
[2] Ecole Technol Super ETS, Dept Syst Engn, LIVIA, ILLS, Montreal, PQ H3C 1K3, Canada
来源
IEEE ACCESS | 2024年 / 12卷
基金
加拿大自然科学与工程研究理事会;
关键词
Accuracy; Predictive models; Analytical models; Costs; Codes; Training; Graph neural networks; Standards; Optimization; Logic; Electronic design automation (EDA); high-level synthesis (HLS); design space exploration (DSE); machine learning (ML); graph neural networks (GNN); field-programmable gate array (FPGA);
D O I
10.1109/ACCESS.2024.3509606
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Optimizing hardware accelerators in high-level synthesis (HLS) relies on design space exploration (DSE), which involves experimenting with different pragma options and trading off hardware cost and performance metrics (HCPMs) to identify Pareto-optimal solutions. The exponential growth of the design space, poor quality-of-results (QoR) estimation by HLS tools, and lengthy post-implementation runtime have made the HLS DSE process highly challenging and time-consuming. Automating this process could reduce time-to-market and associated development costs. Learning-based methods, particularly graph neural networks (GNNs), have shown considerable potential in addressing HLS QoR/DSE problems by modeling the mapping function from control data flow graphs (CDFGs) of HLS designs to their logic, enabling early estimation of QoR during the compilation phase of the hardware design flow. However, there is still a gap in terms of their prediction accuracy. Indeed, modeling HLS-related problems using GNNs that efficiently capture the complex patterns arising from applied pragmas and low-level characteristics of HLS specifications is challenging. This paper introduces a novel hybrid graph representation and learning framework under a multi-task setting, featuring two distinct types of CDFGs derived from two different sources. Furthermore, various models are proposed to fuse features and knowledge in joint, sequential, and parallel learning architectures, aiming to improve the overall accuracy and generalization in predicting QoR and approximating the Pareto frontier (PF). Experimental results show that our framework can attain a higher level of performance than the state-of-the-art baseline models over unseen designs, with an average relative improvement of 47.4 % and 16.0 % for resource utilization and performance metrics, respectively. Additionally, considering various HLS designs with different design space sizes, a 26.8 % enhancement in DSE PF approximation is observed.
引用
收藏
页码:189574 / 189589
页数:16
相关论文
共 50 条
  • [41] An efficient framework for high-level power exploration
    Klein, Felipe
    Araujo, Guido
    Azevedo, Rodolfo
    Leao, Roberto
    dos Santos, Luiz C. V.
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 852 - +
  • [42] Compositional System-Level Design Exploration with Planning of High-Level Synthesis
    Liu, Hung-Yi
    Petracca, Michele
    Carloni, Luca P.
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 641 - 646
  • [43] Design space exploration for configurable architectures and the role of modeling, high-level program analysis and learning techniques
    Diniz, PC
    COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 213 - 223
  • [44] Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis
    Qin, Zongyue
    Bai, Yunsheng
    Sohrabizadeh, Atefeh
    Ding, Zijian
    Hu, Ziniu
    Sun, Yizhou
    Cong, Jason
    PROCEEDINGS OF THE 2024 ACM/IEEE INTERNATIONAL SYMPOSIUM ON MACHINE LEARNING FOR CAD, MLCAD 2024, 2024,
  • [45] Fast Parallel High-Level Synthesis Design Space Explorer: Targeting FPGAs to accelerate ASIC Exploration
    Rashid, Md Imtiaz
    Schafer, Benjamin Carrion
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 85 - 90
  • [46] Design Space Exploration of FFT Accelerators for IEEE 802.11ax Using High-Level Synthesis
    Lee, Uyong
    Parks, Yeji
    Heo, Junsu
    Park, Sungkyung
    Park, Chester Sungchung
    2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 120 - 121
  • [47] System-Level Design Space Exploration for High-Level Synthesis Under End-to-End Latency Constraints
    Liao, Yuchao
    Adegbija, Tosiron
    Lysecky, Roman
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (04) : 1354 - 1365
  • [48] ViPar: High-Level Design Space Exploration for Parallel Video Processing Architectures
    Ali, Karim M. A.
    Ben Atitallah, Rabie
    El Cadi, Abdessamad Ait
    Fakhfakh, Nizar
    Dekeyser, Jean-Luc
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2019, 2019
  • [49] High-level model of sensor architecture for hardware and software design space exploration
    Serna, Nicolas
    Verdier, Francois
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
  • [50] TAO - A HIERARCHICAL DESIGN REPRESENTATION FOR HIGH-LEVEL SYNTHESIS OF HARDWARE SYSTEMS
    PATEL, MRK
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 28 (1-5): : 323 - 326