Mesh-connected rings topology for network-on-chip

被引：2

作者：

Liu, You-Yao ^{[1
]}

Gao, Meng ^{[1
]}

机构：

[1] School of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710121, China

来源：

Journal of China Universities of Posts and Telecommunications | 2013年 / 20卷 / 05期

基金：

中国国家自然科学基金;

关键词：

Routers - Interconnection networks (circuit switching) - Network-on-chip - Semiconductor device manufacture - Economic and social effects - Programmable logic controllers - Distributed computer systems - Mesh generation - Computer architecture - Integrated circuit interconnects - Servers - Network architecture - Routing algorithms;

D O I：

10.1016/S1005-8885(13)60086-2

中图分类号：

学科分类号：

摘要：

With the feature size of semiconductor technology reducing and intellectual property (IP) cores increasing, on-chip interconnection network architectures have a great influence on the performance and area of system-on-chip (SoC) design. Focusing on trade-off performance, cost and implementation, a regular network-on-chip (NoC) architecture which is mesh-connected rings (MCR) interconnection network is proposed. The topology of MCR is simple, planar and scalable in architecture, which combines mesh with ring. A detailed theoretical analysis for MCR and mesh is given, and a simulation analysis based on the virtual channel router with wormhole switching is also presented. The results compared with the general mesh architecture show that MCR has better performance, especially in local traffics and low loads, and lower cost. © 2013 The Journal of China Universities of Posts and Telecommunications.

引用

页码：30 / 36

共 50 条

[31] Parametric Hierarchical Mesh Interconnected Structure for Network-on-Chip
Zhou, Yuhan
Jian, Gang
Han, Guodong
PROCEEDINGS OF 2015 6TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE, 2015, : 193 - 197
[32] A Strategy for Interconnect Testing in Stacked Mesh Network-on-Chip
Chan, Min-Ju
Hsu, Chun-Lung
2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 122 - 128
[33] ILP Formulation for Designing Rings in Routerless Network-on-Chip
Dept. of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong
不详
MI, United States
IEEE Int Conf Commun, 2019,
[34] An Impact of the Nanoscale Network-on-Chip Topology on the Transmission Delay
Olejnik, Remigiusz
COMPUTER NETWORKS, 2011, 160 : 19 - 26
[35] Design of Mesh & Torus Topologies for Network-on-Chip Application
Bhople, Sonal S.
Gaikwad, M. A.
INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2014, 14 (07): : 111 - 115
[36] Fault Tolerant Mesh based Network-on-Chip Architecture
Chatterjee, Navonil
Chattopadhyay, Santanu
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 417 - 420
[37] A Novel Optical Mesh Network-on-Chip for Gigascale Systems-on-Chip
Gu, Huaxi
Xu, Jiang
Wang, Zheng
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1728 - +
[38] An Empirical Network-on-Chip Topology Design for Multicore Architectures
Dongre, Sanskruti
Joshi, Amit
2021 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS, SMART AND GREEN TECHNOLOGIES (ICISSGT 2021), 2021, : 87 - 92
[39] Sparse Hamming Graph: A Customizable Network-on-Chip Topology
Iff, Patrick
Besta, Maciej
Cavalcante, Matheus
Fischer, Tim
Benini, Luca
Hoefler, Torsten
2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
[40] UniMESH: The Light-Weight Unidirectional Channel Network-on-Chip in 2D Mesh Topology
Wang, Feng
Tang, Xiantuo
Xing, Zuocheng
Liu, Hengzhu
25TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS (CONIELECOMP 2015), 2015, : 104 - 109

← 1 2 3 4 5 →