共 50 条
- [1] Interconnect modeling and design for gigascale systems-on-chip [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 410 - 410
- [2] A high-throughput network-on-chip architecture for systems-on-chip interconnect [J]. 2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 127 - +
- [3] Fault-tolerant 2-d mesh Network-on-Chip for multi-processor Systems-on-Chip [J]. PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 186 - +
- [4] An energy-efficient network-on-chip for a heterogeneous tiled reconfigurable systems-on-chip [J]. PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 492 - 498
- [5] A Novel Mesh-based Hierarchical Topology for Network-on-Chip [J]. 2014 5TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2014, : 1080 - 1083
- [6] A novel mesh-based hierarchical topology for network-on-chip [J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2014, 36 (10): : 2536 - 2540
- [7] A NOVEL ASYMMETRIC OPTICAL INTERCONNECTION NETWORK ARCHITECTURE FOR NETWORK-ON-CHIP [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORK INFRASTRUCTURE AND DIGITAL CONTENT, PROCEEDINGS, 2009, : 466 - 470
- [8] A Novel Wireless Network-on-Chip Architecture for Multicore Systems [J]. 2021 26TH INTERNATIONAL COMPUTER CONFERENCE, COMPUTER SOCIETY OF IRAN (CSICC), 2021,
- [10] A survey of routing algorithm for mesh Network-on-Chip [J]. Frontiers of Computer Science, 2016, 10 : 591 - 601