Effective instruction fetch control mechanism for SMT processors

被引：0
|
作者：
College of Computer Science, Inner Mongolia University, Huhhot 010021, China [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
Jisuanji Xuebao | 2006年 / 4卷 / 535-543期
关键词：
22;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Reducing Instruction Fetch Energy in Multi-Issue Processors
    Gavin, Peter
    Whalley, David
    Sjaelander, Magnus
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2013, 10 (04)
  • [22] A Fetch policy maximizing throughput and fairness for two-context SMT processors
    Sun, CX
    Tang, HW
    Zhang, MX
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2005, 3756 : 13 - 22
  • [23] An exploration of instruction fetch requirement in out-of-order superscalar processors
    Michaud, P
    Seznec, A
    Jourdan, S
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2001, 29 (01) : 35 - 58
  • [24] An Exploration of Instruction Fetch Requirement in Out-of-Order Superscalar Processors
    Pierre Michaud
    André Seznec
    Stéphan Jourdan
    International Journal of Parallel Programming, 2001, 29 : 35 - 58
  • [25] Instruction fetch mechanism for PN-superscalar
    Okamoto, S
    Sowa, M
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 1406 - 1410
  • [26] A fault-tolerant dynamic fetch policy for SMT processors in multi-bus environments
    Fechner, Bernhard
    PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, 2006, : 31 - 36
  • [27] An effective cache overlapping storage structure for SMT processors
    He, LQ
    Liu, ZY
    Fourth Annual ACIS International Conference on Computer and Information Science, Proceedings, 2005, : 300 - 305
  • [28] Analysing a multistreamed superscalar speculative instruction fetch mechanism
    dos Santos, RR
    Navaux, POA
    EURO-PAR '98 PARALLEL PROCESSING, 1998, 1470 : 1010 - 1017
  • [29] A bypass mechanism to enhance branch predictor for SMT processors
    Pan, Yongfeng
    Fan, Xiaoya
    He, Liqiang
    Wang, Deli
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2007, 4697 : 364 - +
  • [30] Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors
    Michaud, Pierre
    Seznec, Andre
    Jourdan, Stephan
    Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT, 1999, : 2 - 10
12345