Effective instruction fetch control mechanism for SMT processors

被引：0
|
作者：
College of Computer Science, Inner Mongolia University, Huhhot 010021, China [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
Jisuanji Xuebao | 2006年 / 4卷 / 535-543期
关键词：
22;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Temporal Instruction Fetch Streaming
    Ferdman, Michael
    Wenisch, Thomas F.
    Ailamaki, Anastasia
    Falsafi, Babak
    Moshovos, Andreas
    2008 PROCEEDINGS OF THE 41ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE: MICRO-41, 2008, : 1 - +
  • [42] Improving the Instruction Fetch Throughput with Dynamically Configuring the Fetch Pipeline
    Matsuo, Reoma
    Shioya, Ryota
    Ando, Hideki
    IEEE COMPUTER ARCHITECTURE LETTERS, 2019, 18 (02) : 170 - 173
  • [43] Reducing instruction fetch energy with backwards branch control information and buffering
    Rivers, JA
    Asaad, S
    Wellman, JD
    Moreno, JH
    ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 322 - 325
  • [44] Combined Circuit and Microarchitecture Techniques for Effective Soft Error Robustness in SMT Processors
    Fu, Xin
    Li, Tao
    Fortes, Jose
    2008 IEEE INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS & NETWORKS WITH FTCS & DCC, 2008, : 137 - 146
  • [45] Block based fetch engine for superscalar processors
    Wu, ZK
    Shieh, JJ
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, : 201 - 204
  • [46] Dynamic fetch engine for simultaneous multithreaded processors
    Yang, TR
    Shieh, JJ
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 489 - 502
  • [47] Instruction fetch characteristics of media processing
    Fritts, J
    Wolf, W
    MEDIA PROCESSORS 2002, 2002, 4674 : 72 - 83
  • [48] INSTRUCTION FETCH UNIT IN RISC ARCHITECTURE
    MAA, YC
    LAI, FP
    LEE, HC
    TSAI, WC
    PARNG, TM
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 180 - 185
  • [49] Paired ROBS: A Cost-Effective Reorder Buffer Sharing Strategy for SMT Processors
    Ubal, R.
    Sahuquillo, J.
    Petit, S.
    Lopez, P.
    EURO-PAR 2009: PARALLEL PROCESSING, PROCEEDINGS, 2009, 5704 : 309 - 320
  • [50] Shrinking L1 Instruction Caches to Improve Energy-Delay in SMT Embedded Processors
    Ferreron-Labari, Alexandra
    Ortin-Obon, Marta
    Suarez-Gracia, Dario
    Alastruey-Benede, Jesus
    Vinals-Yufera, Victor
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2013, 2013, 7767 : 256 - 267
12345