Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors

被引：0
|
作者：
Michaud, Pierre [1 ]
Seznec, Andre [1 ]
Jourdan, Stephan [1 ]
机构：
[1] IRISA/INRIA, France
来源：
Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2 / 10
相关论文
共 21 条
  • [1] Control flow prediction schemes for wide-issue superscalar processors
    Dutta, S
    Franklin, M
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1999, 10 (04) : 346 - 359
  • [2] An exploration of instruction fetch requirement in out-of-order superscalar processors
    Michaud, P
    Seznec, A
    Jourdan, S
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2001, 29 (01) : 35 - 58
  • [3] An Exploration of Instruction Fetch Requirement in Out-of-Order Superscalar Processors
    Pierre Michaud
    André Seznec
    Stéphan Jourdan
    International Journal of Parallel Programming, 2001, 29 : 35 - 58
  • [4] A two-level hybrid select logic for wide-issue superscalar processors
    Zhuo, Junwei
    Mason, Andrew
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 41 - +
  • [5] Multiple branch prediction for wide-issue superscalar
    Hwang, SL
    Chen, CC
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (08) : 1154 - 1166
  • [6] Analytical models and performance analyses of instruction fetch on superscalar processors
    Kim, SM
    Lee, JW
    Lee, SH
    Choi, SB
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (06): : 1442 - 1453
  • [7] Energy-effective instruction fetch unit for wide issue processors
    Aragón, JL
    Veidenbaum, AV
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 15 - 27
  • [8] Register port complexity reduction in wide-issue processors with selective instruction execution
    Sangireddy, Rama
    MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (01) : 51 - 62
  • [9] Simplifying instruction issue logic in superscalar processors
    Sato, T
    Arita, I
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 341 - 346
  • [10] Decoupling local variable accesses in a wide-issue superscalar processor
    Cho, SY
    Yew, PC
    Lee, G
    PROCEEDINGS OF THE 26TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 1999, : 100 - 110
123