Area-efficient high-speed VLSI design of the RS(255, 239) decoder

被引：0
|
作者：
School of Microelectronic, Xidian Univ., Xi'an 710071, China [1 ]
不详 [2 ]
机构：
来源：
Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University | 2008年 / 35卷 / 01期
关键词：
12;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：116 / 120
相关论文
共 50 条
  • [31] Area-efficient high-speed decoding schemes for turbo decoders
    Wang, ZF
    Chi, ZP
    Parhi, KK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 902 - 912
  • [32] VLSI Design and Hardware Implementation of High-Speed Energy-Efficient Logarithmic-MAP Decoder
    Shresthal, Rahul
    Paily, Roy P.
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (03) : 406 - 412
  • [33] High-throughput one-channel RS(255,239) Decoder
    Perrone, Gabriele
    Valls, Javier
    Torres, Vicente
    Garcia-Herrero, Francisco
    2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 110 - 114
  • [34] Area-efficient VLSI architecture for the traceback Viterbi decoder supporting punctured codes
    Kim, S
    Hwang, SY
    ELECTRONICS LETTERS, 1996, 32 (08) : 733 - 735
  • [35] High-speed and area-efficient scalableN-bit digital comparator
    Tyagi, Piyush
    Pandey, Rishikesh
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (04) : 450 - 458
  • [36] An area-efficient high-speed AES S-Box method
    Hobson, R
    Wakelin, S
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 376 - 379
  • [37] Design of an efficient high-speed VLSI architecture for WLAN MODEM
    Ryu, S
    Eun, SY
    Sunwoo, MH
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1382 - 1385
  • [38] Design Of High-speed Decoder For New High-Speed Bus
    Zhang Weigong
    Yang Bo
    Ding Rui
    Hu Yongqin
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS, PTS 1 AND 2, 2010, : 958 - 962
  • [39] An area-efficient VLSI implementation of CA-2D-VLC decoder for AVS
    Zhang, Ke
    Wu, Xiao-Yang
    Yu, Lu
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3151 - 3154
  • [40] Design of High-Speed and Area-Efficient Cartesian to Polar Coordinate Converters Using Logarithmic Number Systems
    Juang, Tso-Bing
    Lin, Cong-Yi
    Lin, Guan-Zhong
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 180 - 181
12345