Scalable wordline shielding scheme using dummy cell beyond 40 nm NAND flash memory for eliminating abnormal disturb of edge memory cell

被引：0
|
作者：
Park, Ki-Tae [1 ]
Lee, SeungChul [1 ]
Sel, Jong-Sun [1 ]
Choi, Jungdal [1 ]
Kim, Kinam [1 ]
机构：
[1] Semiconductor R and D Center, Memory Business, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Yongin-City, Kyunggi-Do 449-711, Korea, Republic of
来源：
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers | 2007年 / 46卷 / 4 B期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Journal article (JA)
引用
收藏
页码：2188 / 2192
相关论文
共 50 条
  • [41] Improving the cell characteristics using low-k gate Spacer in 1Gb NAND flash memory
    Kang, Daewoong
    Jang, Sungnam
    Lee, Kyongjoo
    Kim, Jinjoo
    Kwon, Hyukje
    Lee, Wonseong
    Park, Byung-Gook
    Lee, Jong Duk
    Shin, Hyungcheol
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 744 - +
  • [42] Capacity Enhancement of Asymmetric Multi-Level Cell (MLC) NAND Flash Memory using Write Voltage Optimization
    Duangthong, Chatuporn
    Phakphisut, Watid
    Supnithi, Pornchai
    2019 34TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS AND COMMUNICATIONS (ITC-CSCC 2019), 2019, : 330 - 333
  • [43] A 151-mm2 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology
    Fukuda, Koichi
    Watanabe, Yoshihisa
    Makino, Eiichi
    Kawakami, Koichi
    Sato, Jumpei
    Takagiwa, Teruo
    Kanagawa, Naoaki
    Shiga, Hitoshi
    Tokiwa, Naoya
    Shindo, Yoshihiko
    Ogawa, Takeshi
    Edahiro, Toshiaki
    Iwai, Makoto
    Nagao, Osamu
    Musha, Junji
    Minamoto, Takatoshi
    Furuta, Yuka
    Yanagidaira, Kosuke
    Suzuki, Yuya
    Nakamura, Dai
    Hosomura, Yoshikazu
    Tanaka, Rieko
    Komai, Hiromitsu
    Muramoto, Mai
    Shikata, Go
    Yuminaka, Ayako
    Sakurai, Kiyofumi
    Sakai, Manabu
    Ding, Hong
    Watanabe, Mitsuyuki
    Kato, Yosuke
    Miwa, Toru
    Mak, Alexander
    Nakamichi, Masaru
    Hemink, Gertjan
    Lee, Dana
    Higashitani, Masaaki
    Murphy, Brian
    Lei, Bo
    Matsunaga, Yasuhiko
    Naruke, Kiyomi
    Hara, Takahiko
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (01) : 75 - 84
  • [44] Channel doping concentration and cell program state dependence on random telegraph noise spatial and statistical distribution in 30 nm NAND flash memory
    Tomita, Toshihiro
    Miyaji, Kousuke
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [45] Improvement of Read Disturb, Program Disturb and Data Retention by Memory Cell VTH Optimization of Ferroelectric (Fe)-NAND Flash Memories for Highly Reliable and Low Power Enterprise Solid-State Drives (SSDs)
    Hatanaka, Teruyoshi
    Takahashi, Mitsue
    Sakai, Shigeki
    Takeuchi, Ken
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04): : 539 - 547
  • [46] Modeling of re-sputtering induced bridge of tungsten bit-lines for NAND flash memory cell with 37nm node technology
    Hwang, Byungjoon
    Lee, Yero
    Min, Jeong-Guk
    Shin, Hwakyun G.
    Lim, Namsu
    Kim, Sungjin
    Chung, Won-Young
    Kim, Tai-Kyung
    Park, Jang-Ho
    Lee, Yun-Kyoung
    Kwak, Donghwa
    Park, Jaekwan
    Lee, Won-Seong
    SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 45 - +
  • [47] Channel doping concentration and cell program state dependence on random telegraph noise spatial and statistical distribution in 30nm NAND flash memory
    Department of Electrical and Electronic Engineering, Shinshu University, Nagano
    380-8553, Japan
    Jpn. J. Appl. Phys., 4
  • [48] Highly scalable and reliable 2-bit/cell SONOS memory transistor beyond 50nm NVM technology using outer sidewall spacer scheme with damascene gate process
    Choi, BY
    Park, BG
    Lee, YK
    Sung, SK
    Kim, TY
    Cho, ES
    Cho, HJ
    Oh, CW
    Kim, SH
    Kim, DW
    Lee, CH
    Park, D
    2005 Symposium on VLSI Technology, Digest of Technical Papers, 2005, : 118 - 119
  • [49] Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30nm node
    Jung, Soon-Moon
    Jang, Jaehoon
    Cho, Wonseok
    Cho, Hoosung
    Jeong, Jaehun
    Chang, Youngchul
    Kim, Jonkhyuk
    Rah, Youngseop
    Son, Yangsoo
    Park, Junbeom
    Song, Min-Sung
    Kim, Kyoung-Hon
    Lim, Jin-Soo
    Kim, Kinam
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 503 - +
  • [50] Superior PSZ-SOD Gap-Fill Process Integration Using Ultra-Low Dispensation Amount in STI for 28 nm NAND Flash Memory and Beyond
    Lai, Chun Chi
    Lu, Yi Wen
    Chien, Hung Ju
    Ying, Tzung Hua
    JOURNAL OF NANOMATERIALS, 2015, 2015
12345