Scalable wordline shielding scheme using dummy cell beyond 40 nm NAND flash memory for eliminating abnormal disturb of edge memory cell

被引:0
|
作者
Park, Ki-Tae [1 ]
Lee, SeungChul [1 ]
Sel, Jong-Sun [1 ]
Choi, Jungdal [1 ]
Kim, Kinam [1 ]
机构
[1] Semiconductor R and D Center, Memory Business, Samsung Electronics Co., Ltd., San #24, Nongseo-Dong, Yongin-City, Kyunggi-Do 449-711, Korea, Republic of
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Journal article (JA)
引用
收藏
页码:2188 / 2192
相关论文
共 50 条
  • [31] A Highly Manufacturable Integration Technology for 27nm 2 and 3bit/cell NAND Flash Memory
    Lee, Choong-Ho
    Sung, Suk-Kang
    Jang, Donghoon
    Lee, Sehoon
    Choi, Seungwook
    Kim, Jonghyuk
    Park, Sejun
    Song, Minsung
    Baek, Hyun-Chul
    Ahn, Eungjin
    Shin, Jinhyun
    Shin, Kwangshik
    Min, Kyunghoon
    Cho, Sung-Soon
    Kang, Chang-Jin
    Choi, Jungdal
    Kim, Keonsoo
    Choi, Jeong-Hyuk
    Suh, Kang-Deog
    Jung, Tae-Sung
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [32] Vertical Cell Array using TCAT(Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory
    Jang, Jaehoon
    Kim, Han-Soo
    Cho, Wonseok
    Cho, Hoosung
    Kim, Jinho
    Shim, Sun Il
    Jang, Younggoan
    Jeong, Jae-Hun
    Son, Byoung-Keun
    Kim, Dong Woo
    Kim, Kihyun
    Shim, Jae-Joo
    Lim, Jin Soo
    Kim, Kyoung-Hoon
    Yi, Su Youn
    Lim, Ju-Young
    Chung, Dewill
    Moon, Hui-Chang
    Hwang, Sungmin
    Lee, Jong-Wook
    Son, Yong-Hoon
    Chung, U-In
    Lee, Won-Seong
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 192 - 193
  • [33] Cell-to-Cell Interference Compensation Schemes Using Reduced Symbol Pattern of Interfering Cells for MLC NAND Flash Memory
    Kong, G.
    Kim, T.
    Xi, W.
    Choi, S.
    2012 DIGEST ASIA-PACIFIC MAGNETIC RECORDING CONFERENCE (APMRC), 2012,
  • [34] Cell-to-Cell Interference Compensation Schemes Using Reduced Symbol Pattern of Interfering Cells for MLC NAND Flash Memory
    Kim, Taehyung
    Kong, Gyuyeol
    Xi Weiya
    Choi, Sooyong
    IEEE TRANSACTIONS ON MAGNETICS, 2013, 49 (06) : 2569 - 2573
  • [35] Impacts of Operation Intervals on Program Disturb in 3D Charge-trapping Triple-level-cell (TLC) NAND Flash Memory
    Fang, Xiaotong
    Kong, Yachen
    Guo, Yifan
    Jia, Menghua
    Zhan, Xuepeng
    Li, Yuan
    Chen, Jiezhi
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [36] Cross-cell interference variability aware model of fully planar NAND Flash memory including line edge roughness
    Poliakov, Pavel
    Blomme, Pieter
    Corbalan, Miguel Miranda
    Van Houdt, Jan
    Dehaene, Wim
    MICROELECTRONICS RELIABILITY, 2011, 51 (05) : 919 - 924
  • [37] Superior Data Retention for Sub-20 nm Triple Level Per Cell NAND Flash Memory by Using a Novel Data Programming Method
    Lin, Wei
    Chang, Chun-Yen
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (07) : 7772 - 7778
  • [38] A new floating gate cell structure with a silicon-nitride cap layer for sub-20 nm NAND flash memory
    Seol, Kwang Soo
    Kang, Heesoo
    Lee, Jaeduk
    Kim, Hyunsuk
    Cho, Byungkyu
    Lee, Dohyun
    Choi, Yong-Lack
    Ju, Nok-Hyun
    Choi, Changmin
    Hur, SungHoi
    Choi, Jungdal
    Chung, Chilhee
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 127 - 128
  • [39] 16-Gigabit, 8-level NAND Flash Memory with 51nm 44-Cell String Technology
    Kim, Tae-Kyung
    Chang, SungNam
    Hong, SeungWan
    Chae, Dong Hyuk
    Lee, Keonho
    Choi, Jeong-Hyuk
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 111 - +
  • [40] Optimization of thick resist in 90nm MirrorBit® flash memory to improve sector edge cell threshold voltage
    Chen, James J. H.
    Randolph, M.
    Clopton, M.
    Brown, S.
    Dharmarajan, E.
    Burki, I.
    Ohtsuka, K.
    Guan, J.
    Goodwin, G.
    Yazdani, N.
    Shiraiwa, H.
    Lingunis, M.
    Kamal, T.
    Karlsson, O.
    Banerjee, B.
    ISSM 2007: 2007 INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2007, : 507 - 509