Parallel architecture FFT/IFFT processor

被引：0
|
作者：
Wan, Hong-Xing [1 ]
Chen, He [1 ]
Han, Yue-Qiu [1 ]
机构：
[1] Department of Electronic Engineering, School of Information Science and Technology, Beijing Institute of Technology, Beijing 100081, China
来源：
Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology | 2006年 / 26卷 / 04期
关键词：
8;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：338 / 341
相关论文
共 50 条
  • [1] A parallel architecture for VLSI implementation of FFT processor
    Peng, YJ
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 748 - 751
  • [2] High Throughput Feed Forward Pipelined Parallel Architecture for FFT and IFFT
    Chandrabose, Kathir K.
    Paramasivam, C.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [3] VLSI architecture of a high performance parallel FFT processor
    Wan, HX
    Gao, ZB
    Chen, H
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 8, 2005, : 472 - 478
  • [4] A low energy FFT/IFFT processor for hearing aids
    Chong, Kwen-Siong
    Gwee, Bah-Hwee
    Chang, Joseph S.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1169 - 1172
  • [5] Design of an FFT/IFFT processor for MIMO OFDM systems
    Lin, Yu-Wei
    Lee, Chen-Yi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) : 807 - 815
  • [6] Design of Eight Parallel 512-Point MDF FFT/IFFT Processor for WPAN Applications
    Arun, C. A.
    Periasamy, Prakasam
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (05)
  • [7] A DHT-based FFT/IFFT processor for VDSL transceivers
    Wang, CL
    Chang, CH
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 1213 - 1216
  • [8] Cost-efficient parallel lattice VLSI architecture for the IFFT/FFT in DMT transceiver technology
    Wu, AY
    Chan, TS
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3517 - 3520
  • [9] A high-speed four-parallel radix-24 FFT/IFFT processor for UWB applications
    Shin, Minhyeok
    Lee, Hanho
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 960 - 963
  • [10] A programmable FFT/IFFT/Windowing processor for multi standard DSL applications
    Baireddy, Vijayavardhan
    Khasnis, Himamshu
    Mundhada, Rajesh
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 255 - +
12345