Parallel architecture FFT/IFFT processor

被引：0
|
作者：
Wan, Hong-Xing [1 ]
Chen, He [1 ]
Han, Yue-Qiu [1 ]
机构：
[1] Department of Electronic Engineering, School of Information Science and Technology, Beijing Institute of Technology, Beijing 100081, China
来源：
Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology | 2006年 / 26卷 / 04期
关键词：
8;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：338 / 341
相关论文
共 50 条
  • [41] A 400 MFLOPS FFT PROCESSOR VLSI ARCHITECTURE
    MIYANAGA, H
    YAMAUCHI, H
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (11): : 3845 - 3851
  • [42] COMPUTATION ALGORITHM AND ARCHITECTURE OF A SUPERFAST FFT PROCESSOR
    KRAVCHENKO, VF
    GORSHKOV, AS
    MEASUREMENT TECHNIQUES USSR, 1992, 35 (01): : 19 - 24
  • [43] VLSI ARCHITECTURE FOR PIPELINE FFT PROCESSOR.
    Takahashi, Yukio
    Sekine, Satoshi
    Systems and Computers in Japan, 1987, 18 (12): : 18 - 28
  • [44] Computationally efficient fast algorithm and architecture for the IFFT/FFT in DMT/OFDM systems
    Wu, AY
    Chan, TS
    1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 356 - 365
  • [45] A power-scalable reconfigurable FFT/IFFT IC based on a multi-processor ring
    Zhong, GC
    Xu, F
    Willson, AN
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (02) : 483 - 495
  • [46] Study on the FPGA realization of a self-defined floating-point FFT/IFFT processor
    2005, Chinese Institute of Electronics, Beijing, China (27):
  • [47] Realization FFT/IFFT in FPGA
    Jin, W
    Wang, ZB
    Chen, CL
    PROCEEDINGS OF THE THIRD INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, VOL 3, 2004, : 1211 - 1214
  • [48] Scalable low power FFT/IFFT architecture with dynamic bit width configurability
    Rangachari, Sundarrajan
    Balakrishnan, Jaiganesh
    Chandrachoodan, Nitin
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 359 - 364
  • [49] IFFT/FFT core architecture with an identical stage structure for wireless LAN communications
    Serra, M
    Martí, P
    Carrabina, J
    2004 IEEE 5TH WORKSHOP ON SIGNAL PROCESSING ADVANCES IN WIRELESS COMMUNICATIONS, 2004, : 606 - 610
  • [50] An Area Efficient FFT/IFFT Processor for MIMO-OFDM WLAN 802.11n
    Fu, Bo
    Ampadu, Paul
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 56 (01): : 59 - 68
12345