An off-chip ESD protection strategy for high-speed USB interfaces

被引:0
|
作者
Wang, Jing-Min [1 ]
Lin, Chun-Ting [2 ]
机构
[1] Department of Electrical Engineering, St. John's University, Tam King Road, Tamsui District, New Taipei City, Taiwan
[2] Cipherlab Co. Ltd., Dunhua S. Road, Taipei, Taiwan
来源
关键词
EPSU - ESD protection - ESD robustness - Protection strategy - Protection techniques - Reliability problems - Universal serial bus - USB interface;
D O I
暂无
中图分类号
学科分类号
摘要
The electrostatic discharge (ESD) is one of the most important reliability problems in an electronic product. For Universal Serial Bus (USB) is a hot insertion and removal interface, its components are easily subject to ESD damage. This work focuses on the influence of the using of USB in plugging and/or unplugging impact arisen from ESD. Employing the off-chip protection technique and commercial protection products, the paper proposes an ESD Protection Strategy for USB (EPSU) to effectively enhance ESD robustness. The comparisons among these ESD protection designs are also discussed. Numerous experiments have been made, the EPSU is around 39.6% more efficient for improving the power trace test, 38.7% for the signal trace D+ test, 41.2% for the signal trace D-test, 39.0% for the GND test, and 39.9% for the shield test. All the ESD tests are complied with the test standard of IEC61000-4-2. To conclude, not but the least of USB, the protection strategy can also be applied to some other USB related electronic products.
引用
收藏
页码:243 / 252
相关论文
共 50 条
  • [22] OPTIMIZED ESD PROTECTION CIRCUITS FOR HIGH-SPEED MOS VLSI
    FUJISHIN, E
    GARRETT, K
    LEVIS, MP
    MOTTA, RF
    HARTRANFT, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 594 - 596
  • [23] Transient Analysis of ESD Protection Circuits for High-Speed ICs
    Meiguni, Javad Soleiman
    Zhou, Jianchi
    Maghlakelidze, Giorgi
    Xu, Yang
    Izadi, Omid Hoseini
    Marathe, Shubhankar
    Shen, Li
    Bub, Sergej
    Holland, Steffen
    Beetner, Daryl G.
    Pommerenke, David
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2021, 63 (05) : 1312 - 1321
  • [24] ESD Protection Design for High-Speed Applications in CMOS Technology
    Chen, Jie-Ting
    Lin, Chun-Yu
    Chang, Rong-Kun
    Ker, Ming-Dou
    Tzeng, Tzu-Chien
    Lin, Tzu-Chiang
    2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 305 - 308
  • [25] Practical approach to transient protection for high-speed interfaces
    Russell, B
    ELECTRONIC ENGINEERING, 2000, 72 (879): : 23 - +
  • [26] Practical approach to transient protection for high-speed interfaces
    Russell, Bill, 2000, Miller Freeman plc, United Kingdom (72):
  • [27] Development of seamless high off-chip connectivity
    Dibbs, M
    Garrou, P
    Chau, CC
    So, Y
    Frye, D
    Wagner, J
    Ousley, J
    Baugher, D
    Santandrea, J
    Connor, G
    MacPherson, J
    Adema, G
    Dean, P
    1997 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1997, 3235 : 138 - 143
  • [28] OFF-CHIP PROTECTION - SHUNTING OF ESD CURRENT BY METAL FINGERS ON INTEGRATED-CIRCUITS AND PRINTED-CIRCUIT BOARDS
    LIN, DL
    JON, MC
    JOURNAL OF ELECTROSTATICS, 1995, 36 (01) : 93 - 107
  • [29] Fabrication Process For A Novel High Speed Coplanar-to-Coaxial Off-Chip Interconnect
    McIntosh, Chris
    LaMeres, Brock J.
    ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 657 - 662
  • [30] ESD Protection Design for High-Speed Circuits in Nanoscale CMOS Process
    Lin, Chun-Yu
    Chang, Rong-Kun
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,