An off-chip ESD protection strategy for high-speed USB interfaces

被引:0
|
作者
Wang, Jing-Min [1 ]
Lin, Chun-Ting [2 ]
机构
[1] Department of Electrical Engineering, St. John's University, Tam King Road, Tamsui District, New Taipei City, Taiwan
[2] Cipherlab Co. Ltd., Dunhua S. Road, Taipei, Taiwan
来源
关键词
EPSU - ESD protection - ESD robustness - Protection strategy - Protection techniques - Reliability problems - Universal serial bus - USB interface;
D O I
暂无
中图分类号
学科分类号
摘要
The electrostatic discharge (ESD) is one of the most important reliability problems in an electronic product. For Universal Serial Bus (USB) is a hot insertion and removal interface, its components are easily subject to ESD damage. This work focuses on the influence of the using of USB in plugging and/or unplugging impact arisen from ESD. Employing the off-chip protection technique and commercial protection products, the paper proposes an ESD Protection Strategy for USB (EPSU) to effectively enhance ESD robustness. The comparisons among these ESD protection designs are also discussed. Numerous experiments have been made, the EPSU is around 39.6% more efficient for improving the power trace test, 38.7% for the signal trace D+ test, 41.2% for the signal trace D-test, 39.0% for the GND test, and 39.9% for the shield test. All the ESD tests are complied with the test standard of IEC61000-4-2. To conclude, not but the least of USB, the protection strategy can also be applied to some other USB related electronic products.
引用
收藏
页码:243 / 252
相关论文
共 50 条
  • [41] ESD protection design for giga-Hz high-speed I/O interfaces in a 130-nm CMOS process
    Hsiao, Yuan-Wen
    Ker, Ming-Dou
    Chiu, Po-Yen
    Huang, Chun
    Tseng, Yuh-Kuang
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 277 - +
  • [42] Low-capacitance ESD protection design for high-speed I/O interfaces in a 130-nm CMOS process
    Hsiao, Yuan-Wen
    Ker, Ming-Dou
    MICROELECTRONICS RELIABILITY, 2009, 49 (06) : 650 - 659
  • [43] An Application of System Level Efficient ESD Design for High-Speed USB3.x Interface
    Wei, Pengyu
    Maghlakelidze, Giorgi
    Zhou, Jianchi
    Gossner, Harald
    Pommerenke, David
    2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2018,
  • [44] HIGH-SPEED BUS INTERFACES
    QUINNELL, RA
    EDN, 1993, 38 (20) : 43 - &
  • [45] Off-chip communication architectures for high throughput network processors
    Engel, Jacob
    Kocak, Taskin
    COMPUTER COMMUNICATIONS, 2009, 32 (05) : 867 - 879
  • [46] Operating frequency trends for high performance off-chip buses
    Katopis, George A.
    IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 1999, : 37 - 41
  • [47] The seamless high off-chip connectivity (SHOCC) packaging technology
    Maner, KU
    Porter, EV
    Schaper, LW
    Ang, SS
    Brown, WD
    LOW AND HIGH DIELECTRIC CONSTANT MATERIALS: MATERIALS SCIENCE, PROCESSING, AND RELIABILITY ISSUES AND THIN FILM MATERIALS FOR ADVANCED PACKAGING TECHNOLOGIES, 2000, 99 (07): : 188 - 194
  • [48] Study of intrinsic characteristics of ESD protection diodes for high-speed I/O applications
    Yeh, Chih-Ting
    Ker, Ming-Dou
    MICROELECTRONICS RELIABILITY, 2012, 52 (06) : 1020 - 1030
  • [49] A Novel DTSCR With Embedded MOS and Island Diodes for ESD Protection of High-Speed ICs
    Liang, Hailian
    Ma, Qinling
    Sun, Jun
    Liu, Junliang
    Gu, Xiaofeng
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2022, 22 (02) : 306 - 311
  • [50] HIGH-SPEED CHIP DESIGN
    MCGUFFIN, R
    MURPHY, B
    HINGARH, H
    COMPUTER GRAPHICS WORLD, 1987, 10 (10) : 89 - 90