共 50 条
- [41] ESD protection design for giga-Hz high-speed I/O interfaces in a 130-nm CMOS process 20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 277 - +
- [43] An Application of System Level Efficient ESD Design for High-Speed USB3.x Interface 2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2018,
- [46] Operating frequency trends for high performance off-chip buses IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 1999, : 37 - 41
- [47] The seamless high off-chip connectivity (SHOCC) packaging technology LOW AND HIGH DIELECTRIC CONSTANT MATERIALS: MATERIALS SCIENCE, PROCESSING, AND RELIABILITY ISSUES AND THIN FILM MATERIALS FOR ADVANCED PACKAGING TECHNOLOGIES, 2000, 99 (07): : 188 - 194