An off-chip ESD protection strategy for high-speed USB interfaces

被引:0
|
作者
Wang, Jing-Min [1 ]
Lin, Chun-Ting [2 ]
机构
[1] Department of Electrical Engineering, St. John's University, Tam King Road, Tamsui District, New Taipei City, Taiwan
[2] Cipherlab Co. Ltd., Dunhua S. Road, Taipei, Taiwan
来源
关键词
EPSU - ESD protection - ESD robustness - Protection strategy - Protection techniques - Reliability problems - Universal serial bus - USB interface;
D O I
暂无
中图分类号
学科分类号
摘要
The electrostatic discharge (ESD) is one of the most important reliability problems in an electronic product. For Universal Serial Bus (USB) is a hot insertion and removal interface, its components are easily subject to ESD damage. This work focuses on the influence of the using of USB in plugging and/or unplugging impact arisen from ESD. Employing the off-chip protection technique and commercial protection products, the paper proposes an ESD Protection Strategy for USB (EPSU) to effectively enhance ESD robustness. The comparisons among these ESD protection designs are also discussed. Numerous experiments have been made, the EPSU is around 39.6% more efficient for improving the power trace test, 38.7% for the signal trace D+ test, 41.2% for the signal trace D-test, 39.0% for the GND test, and 39.9% for the shield test. All the ESD tests are complied with the test standard of IEC61000-4-2. To conclude, not but the least of USB, the protection strategy can also be applied to some other USB related electronic products.
引用
收藏
页码:243 / 252
相关论文
共 50 条
  • [31] A Novel ESD Protection Circuit Applied in High-speed CMOS IC
    Zhang, Bing
    Chai, Changchun
    Yang, Yintang
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 345 - 348
  • [32] A new ESD protection structure for high-speed GaAs RF ICs
    Sun, MY
    Lu, YC
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (03) : 133 - 135
  • [33] A novel technique for full-wave modeling of largescale three-dimensional high-speed on/off-chip interconnect structures
    Jiao, D
    Mazumder, M
    Chakravarty, S
    Dai, CH
    Kobrinsky, MJ
    Harmes, MC
    List, S
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 39 - 42
  • [34] A novel on-chip electrostatic discharge (ESD) protection with common discharge line for high-speed CMOS LSI's
    Narita, K
    Horiguchi, Y
    Fujii, T
    Nakamura, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (07) : 1124 - 1130
  • [35] Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces
    Quinton, Bradley R.
    Wilton, Steven J. E.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1334 - 1339
  • [36] IVEC: Off-Chip Memory Integrity Protection for Both Security and Reliability
    Huang, Ruirui
    Suh, G. Edward
    ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2010, : 395 - 406
  • [37] Optimizing circuit performance and ESD protection for high-speed differential I/Os
    Sarbishaei, H.
    Semenov, O.
    Sachdev, M.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 149 - 152
  • [38] FinFET SCR Structure Optimization for High-Speed Serial Links ESD Protection
    Chu, Li-Wei
    Chang, Yi-Feng
    Su, Yu-Ti
    Chen, Kuo-Ji
    Song, Ming-Hsiang
    Lee, Jam-Wem
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [39] Novel Topological Layout for ESD protection for high-speed I/O applications
    Ma, Qinling
    Liang, Hailian
    2022 INTERNATIONAL EOS/ESD SYMPOSIUM ON DESIGN AND SYSTEM (IEDS), 2022,
  • [40] Transient Response of ESD Protection Devices for a High-Speed I/O Interface
    Zhou, Jianchi
    Xu, Yang
    Bub, Sergej
    Holland, Steffen
    Meiguni, Javad Soleiman
    Pommerenke, David
    Beetner, Daryl G.
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (04) : 907 - 914