Optimizing circuit performance and ESD protection for high-speed differential I/Os

被引：8
|
作者：
Sarbishaei, H. [1 ]
Semenov, O. [1 ]
Sachdev, M. [1 ]
机构：
[1] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada
来源：
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2007年
关键词：
D O I：
10.1109/CICC.2007.4405701
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Impact of ESD protection devices on circuit operation is very important in gigahertz applications. In this paper, the impact of different ESD protection methodologies on CML drivers is discussed. ESD protection is provided using MOSFET and SCR devices. Study of the interaction between driver and ESD protection circuit shows that jitter is very sensitive to parasitics of ESD protection circuits. Furthermore, an analysis shows that substrate- triggering has less impact on jitter compared to gate-coupling.
引用
收藏
页码：149 / 152
页数：4
相关论文
共 50 条
  • [1] Methodology for Optimizing ESD Protection for High Speed LVDS based I/Os
    Abhinav, Vishnuram
    Chatterjee, Amitabh
    Sinha, Dheeraj Kumar
    Singh, Rajan
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [2] Optimizing the performance of ESD circuit protection devices
    Hyatt, H
    Harris, J
    Colby, J
    Bellew, P
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 41 - 47
  • [3] A Novel ESD Protection Circuit Applied in High-speed CMOS IC
    Zhang, Bing
    Chai, Changchun
    Yang, Yintang
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 345 - 348
  • [4] SOI poly-defined diode for ESD protection in high speed I/Os
    Chen, Victor
    Salman, Akram
    Beebe, Stephen
    Rosenbaum, Elyse
    Mitra, Souvick
    Putnam, Chris
    Gauthier, Robert
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 635 - +
  • [5] ESD Protection for High-Speed Receiver Circuits
    Jack, Nathan
    Rosenbaum, Elyse
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 835 - 840
  • [6] Novel Topological Layout for ESD protection for high-speed I/O applications
    Ma, Qinling
    Liang, Hailian
    2022 INTERNATIONAL EOS/ESD SYMPOSIUM ON DESIGN AND SYSTEM (IEDS), 2022,
  • [7] Transient Response of ESD Protection Devices for a High-Speed I/O Interface
    Zhou, Jianchi
    Xu, Yang
    Bub, Sergej
    Holland, Steffen
    Meiguni, Javad Soleiman
    Pommerenke, David
    Beetner, Daryl G.
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (04) : 907 - 914
  • [8] Distributed ESD protection for high-speed integrated circuits
    Kleveland, B
    Maloney, TJ
    Morgan, I
    Madden, L
    Lee, TH
    Wong, SS
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (08) : 390 - 392
  • [9] Study of intrinsic characteristics of ESD protection diodes for high-speed I/O applications
    Yeh, Chih-Ting
    Ker, Ming-Dou
    MICROELECTRONICS RELIABILITY, 2012, 52 (06) : 1020 - 1030
  • [10] An off-chip ESD protection for high-speed interfaces
    Notermans, Guido
    Ritter, Hans-Martin
    Utzig, Joachim
    Holland, Steffen
    Pan, Zhihao
    Wynants, Jochen
    Huiskamp, Paul
    Peters, Wim
    Laue, Burkhard
    2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2015,
12345