Efficient implementation of Convolution Encoder and Viterbi Decoder

被引：0
|
作者：
Soreng, Bineeta [1 ]
Kumar, Saurabh [1 ]
机构：
[1] Department of Electronics and Communication Engineering, National Institute of Technology, Rourkela, 769008, India
来源：
Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2013 | 2013年
关键词：
D O I：
10.1109/ICCPCT.2013.6529035
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1270 / 1273
相关论文
共 50 条
  • [1] Efficient Implementation of Convolution Encoder and Viterbi Decoder
    Soreng, Bineeta
    Kumar, Saurabh
    PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 1270 - 1273
  • [2] Low Power VLSI Implementation of Convolution Encoder and Viterbi Decoder using Verilog HDL
    Ramanna, Dasari
    Ganesan, V
    BIOSCIENCE BIOTECHNOLOGY RESEARCH COMMUNICATIONS, 2020, 13 (13): : 177 - 184
  • [3] RTL Design and VLSI Implementation of an efficient Convolutional Encoder and Adaptive Viterbi Decoder
    Suganya, G. S.
    Kavya, G.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 494 - 498
  • [4] Implementation of Convolutional Encoder and Viterbi Decoder using VHDL
    Wong, Yin Sweet
    Ong, Wen Jian
    Chong, Jin Hui
    Ng, Chee Kyun
    Noordin, Nor Kamariah
    2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 22 - 25
  • [5] A FPGA implementation of a parallel Viterbi decoder for block cyclic and convolution codes
    Reeve, JS
    Amarasinghe, K
    2004 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-7, 2004, : 2596 - 2599
  • [6] Efficient Speech Enhancement Using Recurrent Convolution Encoder and Decoder
    Karthik, A.
    MazherIqbal, J. L.
    WIRELESS PERSONAL COMMUNICATIONS, 2021, 119 (03) : 1959 - 1973
  • [7] Efficient Speech Enhancement Using Recurrent Convolution Encoder and Decoder
    A. Karthik
    J. L. MazherIqbal
    Wireless Personal Communications, 2021, 119 : 1959 - 1973
  • [8] CMOS implementation of Viterbi decoder
    Sutagundar, Manjula
    Kambalimath, S. G.
    Sutagundar, A. V.
    PROCEEDINGS OF THE 6TH WSEAS INTERNATIONAL CONFERENCE ON SYSTEM SCIENCE AND SIMULATION IN ENGINEERING (ICOSSSE '07): SYSTEM SCIENCE AND SIMULATION IN ENGINEERING, 2007, : 280 - +
  • [9] Efficient Hardware Implementation of Encoder and Decoder for Golay Code
    Sarangi, Satyabrata
    Banerjee, Swapna
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) : 1965 - 1968
  • [10] Implementation scheme for a Viterbi decoder
    Arab Acad for Science, Alexandria, Egypt
    Nat Radio Sci Conf NRSC Proc, (C22):
12345