Efficient implementation of Convolution Encoder and Viterbi Decoder

被引：0
|
作者：
Soreng, Bineeta [1 ]
Kumar, Saurabh [1 ]
机构：
[1] Department of Electronics and Communication Engineering, National Institute of Technology, Rourkela, 769008, India
来源：
Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2013 | 2013年
关键词：
D O I：
10.1109/ICCPCT.2013.6529035
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1270 / 1273
相关论文
共 50 条
  • [41] Efficient mapping on FPGA of a Viterbi decoder for wireless LANs
    Angarita, F
    Perez-Pascual, A
    Sansaloni, T
    Valls, J
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 710 - 715
  • [42] Design and tradeoff analysis of an area efficient viterbi decoder
    Saleem, Shahzad
    Khan, Shoab Ahmad
    Proceedings of the INMIC 2005: 9th International Multitopic Conference - Proceedings, 2005, : 121 - 125
  • [43] A reconfigurable, power-efficient adaptive Viterbi decoder
    Tessier, R
    Swaminathan, S
    Ramaswamy, R
    Goeckel, D
    Burleson, W
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (04) : 484 - 488
  • [44] VLSI design and implementation of high-speed Viterbi decoder
    You, YX
    Wang, JX
    Lai, FC
    Ye, YZ
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 64 - 68
  • [45] FPGA Implementation of Viterbi Decoder for Software Defined Radio Applications
    Swathi, I.
    Rajaram, S.
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 2070 - 2073
  • [46] FPGA Implementation of a Configurable Viterbi Decoder for Software Radio Receiver
    Shaker, Sherif Welsen
    Elramly, Salwa Hussien
    Shehata, Khaled Ali
    2009 IEEE AUTOTESTCON, 2009, : 138 - +
  • [47] FPGA Design and Implementation of Soft-decision Viterbi Decoder
    Li Ming
    Xia Enjun
    PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1-2, 2008, : 395 - 398
  • [48] Research on Real-time Implementation of Spaceborn Viterbi Decoder
    Wang, Yongqing
    Liu, Donglei
    Zhou, Shan
    Chen, Yan
    Ma, Zhihong
    Wu, Siliang
    PROCEEDINGS OF THE 2012 SECOND INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC 2012), 2012, : 1670 - 1673
  • [49] Power optimized Viterbi Decoder implementation throught architectural transforms
    Portela, J
    Monteiro, J
    14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 212 - 217
  • [50] Design and Implementation of Low Power High Speed Viterbi Decoder
    Cholan, K.
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 61 - 68
12345