Efficient implementation of Convolution Encoder and Viterbi Decoder

被引：0
|
作者：
Soreng, Bineeta [1 ]
Kumar, Saurabh [1 ]
机构：
[1] Department of Electronics and Communication Engineering, National Institute of Technology, Rourkela, 769008, India
来源：
Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2013 | 2013年
关键词：
D O I：
10.1109/ICCPCT.2013.6529035
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1270 / 1273
相关论文
共 50 条
  • [31] NOVEL VITERBI DECODER VLSI IMPLEMENTATION AND ITS PERFORMANCE
    KUBOTA, S
    KATO, S
    ISHITANI, T
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (08) : 1170 - 1178
  • [32] Architectures for the Implementation of a OFDM-WLAN Viterbi Decoder
    F. Angarita
    M. J. Canet
    T. Sansaloni
    J. Valls
    V. Almenar
    Journal of Signal Processing Systems, 2008, 52 : 35 - 44
  • [33] Design and FPGA Implementation of Block Synchronizer for Viterbi Decoder
    Sharma, Satish
    Sunil
    Vasudevamurthy, H. S.
    Valarmathi, N.
    2013 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2013, : 908 - 912
  • [34] Optimization and implementation of a Viterbi decoder under flexibility constraints
    Kamuf, Matthias
    Owall, Viktor
    Anderson, John B.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (08) : 2411 - 2422
  • [35] FPGA Design and Implementation of the Joint Viterbi Detector Decoder
    Hamadicharef, Brahim
    Chan, Kheong Sann
    2016 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS), 2016,
  • [36] Architectures for the implementation of a OFDM-WLAN Viterbi Decoder
    Angarita, F.
    Canet, M. J.
    Sansaloni, T.
    Valls, J.
    Almenar, V.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 52 (01): : 35 - 44
  • [37] Design and Implementation of Highly Efficient Soft-Decision Viterbi Decoder in Trellis Coded Modulation
    Xu Zhan
    An Jianping
    PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1-2, 2008, : 234 - 237
  • [38] A real-time embedded software implementation of a turbo encoder and Soft Output Viterbi Algorithm based turbo decoder
    Sabir, MF
    Tripathi, R
    Evans, BL
    Bovik, AC
    THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1099 - 1103
  • [39] Power-Efficient Viterbi Decoder Architecture and Field Programmeble Gate Arrays Fpga Implementation
    Ozbay, Burcu
    Cekli, Serap
    ELECTRICA, 2018, 18 (01): : 52 - 59
  • [40] Efficient Decoder Reduction for a Variety of Encoder-Decoder Problems
    van der Putten, Joost
    van der Sommen, Fons
    De With, Peter H. N.
    IEEE ACCESS, 2020, 8 : 169444 - 169455
12345