Novel design of reversible full adder with optimal delay

被引：0
|
作者：
Li, Ming-Cui [1 ]
Zhou, Ri-Gui [1 ]
Li, Hai-Sheng [1 ]
机构：
[1] School of Information Engineering, East China Jiaotong University, No. 808, Shuanggang East Street, Nanchang 330013, China
来源：
ICIC Express Letters | 2014年 / 8卷 / 09期
关键词：
14;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2551 / 2558
相关论文
共 50 条
  • [41] A novel CMOS full adder
    Navi, Keivan
    Kavehie, Omid
    Rouholamini, Mahnoush
    Sahafi, Amir
    Mehrabi, Shima
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 303 - +
  • [42] Design of reversible logic based full adder in current-mode logic circuits
    Devi, S. Sharmila
    Bhanumathi, V
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 76
  • [43] Progress in reversible processor design: A novel methodology for reversible carry look-ahead adder
    Department of Computer Science and Engineering, University of South Florida, United States
    不详
    不详
    Thapliyal, H. (hthapliy@cse.usf.edu), 1600, Springer Verlag (7420):
  • [44] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder
    Nagamani, A. N.
    Ashwin, S.
    Agrawal, Vinod Kumar
    2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779
  • [45] A New Reversible Design of BCD Adder
    Thapliyal, Himanshu
    Ranganathan, Nagarajan
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1180 - 1183
  • [46] Optimal Design of Full Adder Circuit using Particle Swarm Optimization Algorithm
    Das, R.
    Kumar, A.
    Kumar, S.
    Prasad, P. K.
    Kar, R.
    Mondal, D.
    Ghoshal, S. P.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 2023 - 2028
  • [47] A General Method of Constructing the Reversible Full-adder
    Ni, Lihui
    Guan, Zhijin
    Zhu, Wenying
    2010 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY AND SECURITY INFORMATICS (IITSI 2010), 2010, : 109 - 113
  • [48] A reversible full adder using adiabatic superconductor logic
    Yamae, Taiki
    Takeuchi, Naoki
    Yoshikawa, Nobuyuki
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2019, 32 (03):
  • [49] Optimized design and performance analysis of novel comparator and full adder in nanoscale
    Abdullah-Al-Shafi, Md.
    Bahar, Ali Newaz
    COGENT ENGINEERING, 2016, 3 (01):
  • [50] Reversible Full/Half Adder With Optimum Power Dissipation
    Aditya, M.
    Kumar, Y. B. Nithin
    Vasantha, M. H.
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
12345