Novel design of reversible full adder with optimal delay

被引：0
|
作者：
Li, Ming-Cui [1 ]
Zhou, Ri-Gui [1 ]
Li, Hai-Sheng [1 ]
机构：
[1] School of Information Engineering, East China Jiaotong University, No. 808, Shuanggang East Street, Nanchang 330013, China
来源：
ICIC Express Letters | 2014年 / 8卷 / 09期
关键词：
14;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2551 / 2558
相关论文
共 50 条
  • [21] Design of an ultra-high-speed coplanar QCA reversible ALU with a novel coplanar reversible full adder based on MTSG
    Aliabadian, Ramin
    Golsorkhtabaramiri, Mehdi
    Heikalabad, Saeed Rasouli
    Sohrabi, Mohammad Karim
    EUROPEAN PHYSICAL JOURNAL PLUS, 2023, 138 (05):
  • [22] Low Delay based Full Adder / Subtractor by MIG and COG Reversible Logic Gate
    Chacko, Jacob B.
    Whig, Pawan
    2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 585 - 589
  • [23] Novel approach for the design of efficient full adder in MQCA
    Jaiswal, Vineet
    Sasamal, Trailokya Nath
    JOURNAL OF SUPERCOMPUTING, 2023, 79 (07): : 7900 - 7915
  • [24] A Novel Design of Ternary Full Adder Using CNTFETs
    Murotiya, Sneh Lata
    Gupta, Anu
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2014, 39 (11) : 7839 - 7846
  • [25] Novel approach for the design of efficient full adder in MQCA
    Vineet Jaiswal
    Trailokya Nath Sasamal
    The Journal of Supercomputing, 2023, 79 : 7900 - 7915
  • [26] A novel efficient coplanar QCA full adder and full subtractor design
    Laajimi, Radhouane
    Touil, Lamjed
    Bahar, Ali Newaz
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (08) : 1431 - 1446
  • [27] A Novel Design of Ternary Full Adder Using CNTFETs
    Sneh Lata Murotiya
    Anu Gupta
    Arabian Journal for Science and Engineering, 2014, 39 : 7839 - 7846
  • [28] A novel design of full adder cell for VLSI applications
    Anjaneyulu, Onteru
    Reddy, C. V. Krishna
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (04) : 670 - 685
  • [29] Novel 8-bit reversible full adder/subtractor using a QCA reversible gate
    Kianpour, Moein
    Sabbaghi-Nadooshan, Reza
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (02) : 459 - 472
  • [30] Novel 8-bit reversible full adder/subtractor using a QCA reversible gate
    Moein Kianpour
    Reza Sabbaghi-Nadooshan
    Journal of Computational Electronics, 2017, 16 : 459 - 472
12345