Novel design of reversible full adder with optimal delay

被引：0
|
作者：
Li, Ming-Cui [1 ]
Zhou, Ri-Gui [1 ]
Li, Hai-Sheng [1 ]
机构：
[1] School of Information Engineering, East China Jiaotong University, No. 808, Shuanggang East Street, Nanchang 330013, China
来源：
ICIC Express Letters | 2014年 / 8卷 / 09期
关键词：
14;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2551 / 2558
相关论文
共 50 条
  • [31] Design and Performance Analysis of All-Optical Reversible Full Adder, as ALU
    Kamal K. Upadhyay
    Saumya Srivastava
    Vanya Arun
    Narendra Kumar Shukla
    Proceedings of the National Academy of Sciences, India Section A: Physical Sciences, 2020, 90 : 899 - 909
  • [32] Design and Performance Analysis of All-Optical Reversible Full Adder, as ALU
    Upadhyay, Kamal K.
    Srivastava, Saumya
    Arun, Vanya
    Shukla, Narendra Kumar
    PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES INDIA SECTION A-PHYSICAL SCIENCES, 2020, 90 (05) : 899 - 909
  • [33] Fault-tolerant quantum reversible full adder/subtractor: Design and implementation
    Mirizadeh, Seyyed Mohammad Amir
    Asghari, Parvaneh
    OPTIK, 2022, 253
  • [34] Design of novel full adder based on resonant tunneling diode
    Yao, Maoqun
    Yang, Kai
    Jia, Zhongyun
    PROCEEDINGS OF THE 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER ENGINEERING AND ELECTRONICS (ICECEE 2015), 2015, 24 : 735 - 740
  • [35] DESIGN AND ANALYSIS OF A NOVEL LOW PDP FULL ADDER CELL
    Ghadiry, M. H.
    A'Ain, Abu Khari
    Nadi, M.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (03) : 439 - 445
  • [36] Design and Performance Evaluation of a Redundant Binary Full Adder for Uniform Timing Delay
    Hossen, Jakir
    Morshed, Bashir I.
    2012 7TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2012,
  • [37] An efficient design of reversible ternary full-adder/full-subtractor with low quantum cost
    Asadi, Mohammad-Ali
    Mosleh, Mohammad
    Haghparast, Majid
    QUANTUM INFORMATION PROCESSING, 2020, 19 (07)
  • [38] An efficient design of reversible ternary full-adder/full-subtractor with low quantum cost
    Mohammad-Ali Asadi
    Mohammad Mosleh
    Majid Haghparast
    Quantum Information Processing, 2020, 19
  • [39] A fast optimal CMOS full adder
    Khalid, ATMS
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 91 - 93
  • [40] Design of Quantum Full Adder
    Chang L.
    Zhu Y.-X.
    Jiang H.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2019, 47 (09): : 1863 - 1867
12345