共 50 条
- [11] A Delay Improved Gate Level Full Adder Design COMPUTING AND COMPUTATIONAL INTELLIGENCE, PROCEEDINGS, 2009, : 97 - +
- [14] A NOVEL DESIGN OF MULTIPLEXER BASED FULL-ADDER CELL FOR POWER AND PROPAGATION DELAY OPTIMIZATIONS JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2013, 8 (06): : 764 - 777
- [16] New Design of Reversible Full Adder/Subtractor Using R Gate International Journal of Theoretical Physics, 2019, 58 : 167 - 183
- [17] Design and Analysis of Energy Efficient Reversible Logic based Full Adder 2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 339 - 342
- [19] Transistor Realization of Reversible Full Adder PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND INDUSTRIAL ENGINEERING, 2011, : 72 - 75
- [20] Design of an ultra-high-speed coplanar QCA reversible ALU with a novel coplanar reversible full adder based on MTSG The European Physical Journal Plus, 138