Structure and Principles of Operation of a Quaternion VLSI Multiplier

被引：0

作者：

Cariow, Aleksandr ^{[1
]}

Naumowicz, Mariusz ^{[2
]}

Handkiewicz, Andrzej ^{[3
]}

机构：

[1] West Pomeranian Univ Technol, Fac Comp Sci & Informat Technol, PL-70310 Szczecin, Poland

[2] Poznan Univ Tech, Fac Comp, Ul Piotrowo 3a, PL-60965 Poznan, Poland

[3] Jacob Paradise Univ, Fac Technol, PL-66400 Gorzow Wielkopolski, Poland

来源：

APPLIED SCIENCES-BASEL | 2024年 / 14卷 / 18期

关键词：

hypercomplex numbers; quaternion multiplier; fast algorithm; matrix-vector multiplication; hardware implementation; FPGA; ASIC; SIGNALS;

D O I：

10.3390/app14188123

中图分类号：

O6 [化学];

学科分类号：

0703 ;

摘要：

The paper presents the original structure of a processing unit for multiplying quaternions. The idea of organizing the device is based on the use of fast Hadamard transform blocks. The operation principles of such a device are described. Compared to direct quaternion multiplication, the developed algorithm significantly reduces the number of multiplication and addition operations. Hardware implementations of the developed structure, in FPGA and ASIC, are presented. The FPGA blocks were implemented in the Vivado environment. The ASICs were designed using 130nm technology. The developed scripts in VHDL are available in the GitHub repository.

引用

页数：13

共 50 条

[41] Some uncertainty principles for the quaternion Heisenberg group
Bouhrara, Adil
Kabbaj, Samir
JOURNAL OF MATHEMATICAL PHYSICS, 2024, 65 (03)
[42] Uncertainty Principles for The Quaternion Linear Canonical Transform
Achak, A.
Abouelaz, A.
Daher, R.
Safouane, N.
ADVANCES IN APPLIED CLIFFORD ALGEBRAS, 2019, 29 (05)
[43] A VLSI RESIDUE ARITHMETIC MULTIPLIER WITH FAULT-DETECTION CAPABILITY
BOBIN, V
RADHAKRISHNAN, D
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 348 - 351
[44] Uncertainty principles for the fractional quaternion fourier transform
Elgadiri, Fatima
Akhlidj, Abdellatif
JOURNAL OF PSEUDO-DIFFERENTIAL OPERATORS AND APPLICATIONS, 2023, 14 (04)
[45] ANALYSIS OF BROADBAND MULTIPLIER OPERATION.
Akimov, A.Ye.
Bornotov, N.N.
Yukhtanova, N.S.
1600, (26-27):
[46] Uncertainty Principles For The Continuous Quaternion Shearlet Transform
Kamel Brahim
Bochra Nefzi
Emna Tefjeni
Advances in Applied Clifford Algebras, 2019, 29
[47] VLSI Design of High Speed Vedic Multiplier for FPGA Implementation
Gavali, Kapil Ram
Kadam, Poonam
PROCEEDINGS OF 2ND IEEE INTERNATIONAL CONFERENCE ON ENGINEERING & TECHNOLOGY ICETECH-2016, 2016, : 936 - 939
[48] VLSI design of a quaternary multiplier with direct generation of partial products
Ishizuka, O
Ohta, A
Tannno, K
Tang, Z
Handoko, D
27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 169 - 174
[49] Design of MOS-translinear multiplier/dividers in analog VLSI
Lopez-Martin, AJ
Carlosena, A
VLSI DESIGN, 2000, 11 (04) : 321 - 329
[50] VLSI implementation of multiplier design using reversible logic gate
Nandhini, V.
Sambath, K.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 115 (01) : 93 - 100

← 1 2 3 4 5 →