DESIGN OF A 10-BIT 100MSPS SAR ADC

被引：0
|
作者：
Li, Chaorun [1 ]
Wang, Junwei [1 ]
Cheng, Qianxi [1 ]
Wang, Xinan [1 ]
Zhang, Xing [2 ]
机构：
[1] Peking Univ, Shenzhen Grad Sch, Shenzhen 518055, Peoples R China
[2] Peking Univ, Sch Integrated Circuits, Beijing 100091, Peoples R China
来源：
CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC | 2024年
关键词：
D O I：
10.1109/CSTIC61820.2024.10532123
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
This paper reports a 10-bit 100-MS/s SAR ADC using a novel bootstrap switching circuit. The Vcm-based switching time sequence is used to ensure that the comparator has a stable and constant common-mode input voltage during operation. By using split capacitors to avoid the introduction of VDD/2 voltage sources, a segmented DAC array is designed to effectively reduce the capacitance of CDAC. A two-stages dynamic comparator was used to reduce power consumption and noise. At 100M sampling rate and 1.2v supply voltage, the ADC consumes 4.25mW and achieves an SNDR of 60.69dB, resulting in an FOM of 48fJ/Conversion-step. Fabricated in a 40nm 1P6M CMOS technology, the ADC only occupies 0.075mm2 active area.
引用
收藏
页数：3
相关论文
共 50 条
  • [41] A 10-bit 100-MS/s 5.23-mW SAR ADC in 0.18-μm CMOS
    Ma, Rui
    Wang, Lisha
    Li, Dengquan
    Ding, Ruixue
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2018, 78 : 63 - 72
  • [42] Low-power design of 10-bit 80-MSPS pipeline ADCs
    Ito, Tomohiko
    Kurose, Daisuke
    Ueno, Takeshi
    Yamaji, Takafumi
    Itakura, Tetsuro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (07) : 2003 - 2008
  • [43] A systematic design approach for low-power 10-bit 100 MS/s pipelined ADC
    Meganathan, D.
    Sukumaran, Amrith
    Babu, M. M. Dinesh
    Moorthi, S.
    Deepalakshmi, R.
    MICROELECTRONICS JOURNAL, 2009, 40 (10) : 1417 - 1435
  • [44] A Low Energy Consumption 10-Bit 100kS/s SAR ADC with Timing Control Adaptive Window
    Kung, Chih-Yuan
    Huang, Chun-Po
    Li, Chia-Chuan
    Chang, Soon-Jyh
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [45] Design of a 10-bit 1 MS/s pipelined SAR ADC for CZT-based imaging system
    Xue, F.
    Wei, X.
    Gao, W.
    Hu, Y.
    MICROELECTRONICS JOURNAL, 2017, 59 : 59 - 68
  • [46] Design of a Reference Voltage Buffer for a 10-bit 50 MS/s SAR ADC in 65 nm CMOS
    Harikumar, Prakash
    Wikner, J. Jacob
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 249 - 252
  • [47] Design and Simulation of 10-Bit SAR ADC for Low Power Applications Using 180nm Technology
    Naveen, I. G.
    Sonoli, Savita
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2016, : 331 - 335
  • [48] A 10-bit 100-MS/s SAR ADC With Capacitor Swapping Technique in 90-nm CMOS
    Chung, Yung-Hui
    Shih, Song-You
    2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
  • [49] Design of a Rail-to-Rail 460 kS/s 10-bit SAR ADC for Capacitive Sensor Interface
    Wang, Shenjie
    Dehollain, Catherine
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 453 - 456
  • [50] 100 MS/s, 10-BIT ADC USING PIPELINED SUCCESSIVE APPROXIMATION
    Sarafi, Sahar
    Hadidi, Kheyrollah
    Abbaspour, Ebrahim
    Bin Aain, Abu Khari
    Abbaszadeh, Javad
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (05)
12345