DESIGN OF A 10-BIT 100MSPS SAR ADC

被引：0

作者：

Li, Chaorun ^{[1
]}

Wang, Junwei ^{[1
]}

Cheng, Qianxi ^{[1
]}

Wang, Xinan ^{[1
]}

Zhang, Xing ^{[2
]}

机构：

[1] Peking Univ, Shenzhen Grad Sch, Shenzhen 518055, Peoples R China

[2] Peking Univ, Sch Integrated Circuits, Beijing 100091, Peoples R China

来源：

CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC | 2024年

关键词：

D O I：

10.1109/CSTIC61820.2024.10532123

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper reports a 10-bit 100-MS/s SAR ADC using a novel bootstrap switching circuit. The Vcm-based switching time sequence is used to ensure that the comparator has a stable and constant common-mode input voltage during operation. By using split capacitors to avoid the introduction of VDD/2 voltage sources, a segmented DAC array is designed to effectively reduce the capacitance of CDAC. A two-stages dynamic comparator was used to reduce power consumption and noise. At 100M sampling rate and 1.2v supply voltage, the ADC consumes 4.25mW and achieves an SNDR of 60.69dB, resulting in an FOM of 48fJ/Conversion-step. Fabricated in a 40nm 1P6M CMOS technology, the ADC only occupies 0.075mm2 active area.

引用

页数：3

共 50 条

[31] A 2.71 fJ/conversion-step 10-bit 50 MSPS split-capacitor array SAR ADC for FOG systems
Wang, Chua-Chin
Sangalang, Ralph Gerard B.
Wu, Meng-Jie
Lee, Tzung-Je
Chiu, Yi-Jen
Tolentino, Lean Karlo S.
Jose, Oliver Lexter July A.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (11) : 1938 - 1956
[32] A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS
Zhu, Yan
Chan, Chi-Hang
Chio, U-Fat
Sin, Sai-Weng
U, Seng-Pan
Martins, Rui Paulo
Maloberti, Franco
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (06) : 1111 - 1121
[33] A Digital Calibration Design for 10-bit Folding and Interpolating ADC
Fan, Rong
Zhou, Kai
Ma, Zhuang
Shao, Zhibiao
2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 346 - 349
[34] A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
Ay, Suat U.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (02) : 213 - 221
[35] A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
Suat U. Ay
Analog Integrated Circuits and Signal Processing, 2011, 66 : 213 - 221
[36] A 10-Bit CMOS SAR ADC for Low-Power Sensor Applications
Guo, An-Qiang
Sun, Quan
Qi, Min
Qiao, Dong-Hai
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1008 - 1010
[37] A CMOS 10-bit SAR ADC with Threshold Configuring Comparator for 5 MSBs
Lee, Sang Heon
Gu, Kim Jong
Hyeon, Seong Jae
Yoon, Kwang Sub
2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 255 - 256
[38] A 10-bit 25MSPS Low Power Pipeline ADC for Mobile HDTV Receiver System
Dongre, Krushna
Kamdi, Rahul
Akre, Pratik
Sarangam, K.
2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
[39] A 27mW 10-bit 125MSPS Charge Domain Pipe lined ADC
Chen, Zhenhai
Huang, Songren
Zhang, Hong
Yu, Zongguang
Ji, Huicai
Li, Xue
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1471 - 1473
[40] A fully integrated 10-bit 100 MS/s SAR ADC with metastability elimination for the high energy physics experiments
Cao, Shuxin
Wang, Chenxu
Zhang, Liang
Luo, Min
Yan, Wei
Gong, Yuehong
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 978

← 1 2 3 4 5 →