DESIGN OF A 10-BIT 100MSPS SAR ADC

被引：0

作者：

Li, Chaorun ^{[1
]}

Wang, Junwei ^{[1
]}

Cheng, Qianxi ^{[1
]}

Wang, Xinan ^{[1
]}

Zhang, Xing ^{[2
]}

机构：

[1] Peking Univ, Shenzhen Grad Sch, Shenzhen 518055, Peoples R China

[2] Peking Univ, Sch Integrated Circuits, Beijing 100091, Peoples R China

来源：

CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC | 2024年

关键词：

D O I：

10.1109/CSTIC61820.2024.10532123

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper reports a 10-bit 100-MS/s SAR ADC using a novel bootstrap switching circuit. The Vcm-based switching time sequence is used to ensure that the comparator has a stable and constant common-mode input voltage during operation. By using split capacitors to avoid the introduction of VDD/2 voltage sources, a segmented DAC array is designed to effectively reduce the capacitance of CDAC. A two-stages dynamic comparator was used to reduce power consumption and noise. At 100M sampling rate and 1.2v supply voltage, the ADC consumes 4.25mW and achieves an SNDR of 60.69dB, resulting in an FOM of 48fJ/Conversion-step. Fabricated in a 40nm 1P6M CMOS technology, the ADC only occupies 0.075mm2 active area.

引用

下载

页数：3

共 50 条

[21] IC design of 2Ms/s 10-bit SAR ADC with low power
Jun, Cai
Feng, Ran
Mei-Hua, Xu
HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 418 - +
[22] 10-bit SAR ADC Design in a Double-Poly 180 nm CMOS Process
Dubovitskiy, Konstantin A.
Liubavin, Kirill D.
Ermakov, Igor, V
Zubov, Igor A.
Nuykin, Andrey, V
PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 102 - 105
[23] Design of a Reference Voltage Buffer for a 10-bit 1-MS/s SAR ADC
Harikumar, Prakash
Angelov, Pavel
Hagglund, Robert
2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 185 - 188
[24] A 10-Bit 100-MS/s Hybrid ADC Based on Flash-SAR Architecture
Zhang, Zhang
Yu, Wen-cheng
Xie, Guang-jun
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 725 - 727
[25] A 10-bit 100-MS/s SAR ADC with Always-on Reference Ripple Cancellation
Tang, Xiyuan
Shen, Yi
Xin, Xin
Liu, Shubin
Cai, Jueping
Zhu, Zhangming
Sun, Nan
2020 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2020,
[26] A 10-bit 100MS/s Subrange SAR ADC with Time-Domain Quantization
Du, Ling
Wu, Shuangyi
Jiang, Min
Ning, Ning
Yu, Qi
Liu, Yang
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 301 - 304
[27] Design of a 10-bit SAR ADC with Enhancement of Matching Property on C-DAC Array
Kim, Jung Heum
Lee, Sang Heon
Seong, Jae Hyeon
Yoon, Kwang Sub
2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 239 - 240
[28] A 10-bit reconfigurable ADC with SAR/SS mode for neural recording
Wang, Jingyu
Hua, Yufeng
Zhu, Zhangming
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 101 (02) : 297 - 305
[29] A 10-bit 100-MS/s SAR ADC With Always-On Reference Ripple Cancellation
Shen, Yi
Tang, Xiyuan
Xin, Xin
Liu, Shubin
Zhu, Zhangming
Sun, Nan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (10) : 3965 - 3975
[30] A Design of 10-Bit Asynchronous SAR ADC with an On-Chip Bandgap Reference Voltage Generator
Verma, Deeksha
Shehzad, Khuram
Kim, Sung Jin
Pu, Young Gun
Yoo, Sang-Sun
Hwang, Keum Cheol
Yang, Youngoo
Lee, Kang-Yoon
SENSORS, 2022, 22 (14)

← 1 2 3 4 5 →