Dataflow formalisation of real-time streaming applications on a Composable and Predictable Multi-Processor SOC

被引:9
|
作者
Nelson, Andrew [1 ]
Goossens, Kees [2 ]
Akesson, Benny [3 ]
机构
[1] Eindhoven Univ Technol, Embedded Syst, NL-5600 MB Eindhoven, Netherlands
[2] Eindhoven Univ Technol, Comp Sci, NL-5600 MB Eindhoven, Netherlands
[3] Czech Tech Univ, CISTER ISEP Res Unit, Prague, Czech Republic
关键词
Real time; Mixed time criticality; Multi-processor; GALS; Dataflow; Performance analysis; EXECUTION;
D O I
10.1016/j.sysarc.2015.04.001
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems often contain multiple applications, some of which have real-time requirements and whose performance must be guaranteed. To efficiently execute applications, modem embedded systems contain Globally Asynchronous Locally Synchronous (GALS) processors, network on chip, DRAM and SRAM memories, and system software, e.g. microkernel and communication libraries. In this paper we describe a dataflow formalisation to independently model real-time applications executing on the CompSOC platform, including new models of the entire software stack. We compare the guaranteed application throughput as computed by our tool flow to the throughput measured on an FPGA implementation of the platform, for both synthetic and real H.263 applications. The dataflow formalisation is composable (i.e. independent for each real-time application), conservative, models the impact of GALS on performance, and correctly predicts trends, such as application speed-up when mapping an application to more processors. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:435 / 448
页数:14
相关论文
共 50 条
  • [31] Design and analysis of a hard real-time garbage collector for a Java']Java chip multi-processor
    Puffitsch, Wolfgang
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (16): : 2269 - 2289
  • [32] Panda: Reinforcement Learning-Based Priority Assignment for Multi-Processor Real-Time Scheduling
    Lee, Hyunsung
    Lee, Jinkyu
    Yeom, Ikjun
    Woo, Honguk
    [J]. IEEE ACCESS, 2020, 8 : 185570 - 185583
  • [33] A composable real-time architecture for replicated railway applications
    Resch, Stefan
    Steininger, Andreas
    Scherrer, Christoph
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2015, 61 (09) : 472 - 485
  • [34] CA-MPSoC: An automated design flow for predictable multi-processor architectures for multiple applications
    Shabbir, A.
    Kumar, A.
    Stuijk, S.
    Mesman, B.
    Corporaal, H.
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (07) : 265 - 277
  • [35] TTA as Predictable Architecture for Real-Time Applications
    Bhagyanath, Anoop
    Schneider, Klaus
    [J]. 2014 INTERNATIONAL CONFERENCE ON SCIENCE ENGINEERING AND MANAGEMENT RESEARCH (ICSEMR), 2014,
  • [36] NEW UNIVACR 1108 2 MULTI-PROCESSOR FOR SIMULTANEOUS TIME-SHARING REAL-TIME AND BATCH OPERATIONS
    不详
    [J]. ICC BULLETIN, 1966, 5 (01): : 57 - &
  • [37] Real time image processing system design for multi-processor architectures
    Lange, H
    [J]. VISUAL INFORMATION PROCESSING VIII, 1999, 3716 : 112 - 129
  • [38] On arrival scheduling of real-time precedence constrained tasks on multi-processor systems using genetic algorithm
    Muhuri, Pranab K.
    Rauniyar, Amit
    Nath, Rahul
    [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2019, 93 : 702 - 726
  • [39] Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems
    Zhu, D
    Melhem, R
    Childers, B
    [J]. 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2001, : 84 - 94
  • [40] Minimizing memory utilization of real-time task sets in single and multi-processor systems-on-a-chip
    Gai, P
    Lipari, G
    Di Natale, M
    [J]. 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2001, : 73 - 83