Dataflow formalisation of real-time streaming applications on a Composable and Predictable Multi-Processor SOC

被引:9
|
作者
Nelson, Andrew [1 ]
Goossens, Kees [2 ]
Akesson, Benny [3 ]
机构
[1] Eindhoven Univ Technol, Embedded Syst, NL-5600 MB Eindhoven, Netherlands
[2] Eindhoven Univ Technol, Comp Sci, NL-5600 MB Eindhoven, Netherlands
[3] Czech Tech Univ, CISTER ISEP Res Unit, Prague, Czech Republic
关键词
Real time; Mixed time criticality; Multi-processor; GALS; Dataflow; Performance analysis; EXECUTION;
D O I
10.1016/j.sysarc.2015.04.001
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems often contain multiple applications, some of which have real-time requirements and whose performance must be guaranteed. To efficiently execute applications, modem embedded systems contain Globally Asynchronous Locally Synchronous (GALS) processors, network on chip, DRAM and SRAM memories, and system software, e.g. microkernel and communication libraries. In this paper we describe a dataflow formalisation to independently model real-time applications executing on the CompSOC platform, including new models of the entire software stack. We compare the guaranteed application throughput as computed by our tool flow to the throughput measured on an FPGA implementation of the platform, for both synthetic and real H.263 applications. The dataflow formalisation is composable (i.e. independent for each real-time application), conservative, models the impact of GALS on performance, and correctly predicts trends, such as application speed-up when mapping an application to more processors. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:435 / 448
页数:14
相关论文
共 50 条
  • [41] Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems
    Zhu, D
    Melhem, R
    Childers, B
    [J]. 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2001, : 84 - 94
  • [42] Minimizing memory utilization of real-time task sets in single and multi-processor systems-on-a-chip
    Gai, P
    Lipari, G
    Di Natale, M
    [J]. 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2001, : 73 - 83
  • [43] Peak load optimization through 2-dimensional packing and multi-processor real-time scheduling
    De Martini, Daniele
    Benetti, Guido
    Cipolla, Filippo
    Caprino, Davide
    Della Vedova, Marco L.
    Facchinetti, Tullio
    [J]. ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2017, 2017, : 275 - 278
  • [44] On two-pronged power-aware voltage scheduling for multi-processor real-time systems
    Kamiura, Naotake
    Isokawa, Teijiro
    Matsui, Nobuyuki
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 423 - +
  • [45] Ray-tracing domain decomposition methods for real-time simulation on multi-core and multi-processor systems
    Magoules, Frederic
    Gbikpi-Benissan, Guillaume
    Callet, Patrick
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (16): : 4352 - 4364
  • [46] Thermal-Aware Mapping of Streaming Applications on 3D Multi-Processor Systems
    Cox, Marco
    Singh, Amit Kumar
    Kumar, Akash
    Corporaal, Henk
    [J]. 2013 IEEE 11TH SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA (ESTIMEDIA), 2013, : 11 - 20
  • [47] Design of processor arrays for real-time applications
    Fimmel, D
    Merker, R
    [J]. EURO-PAR '98 PARALLEL PROCESSING, 1998, 1470 : 1018 - 1028
  • [48] A parallel neural processor for real-time applications
    Danese, G
    Leporati, F
    Ramat, S
    [J]. IEEE MICRO, 2002, 22 (03) : 20 - 31
  • [49] Morphological processor for real-time image applications
    González, F
    Tubío, O
    Tobajas, F
    De Armas, V
    Esper-Chaín, R
    Sarmiento, R
    [J]. MICROELECTRONICS JOURNAL, 2002, 33 (12) : 1115 - 1122
  • [50] Adaptive Real-Time DSP Acceleration for SoC Applications
    Nsame, Pascal
    Bois, Guy
    Savaria, Yvon
    [J]. 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 298 - 301