Real time image processing system design for multi-processor architectures

被引:0
|
作者
Lange, H [1 ]
机构
[1] Comp Devices Canada, Nepean, ON K2H 5B7, Canada
来源
关键词
system design; real time; multi processor architecture; Automatic Target Detection (ATD); Automatic Target Tracking (ATT);
D O I
10.1117/12.354698
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Real time image processing systems are very complex real time systems that challenge the limitations of hardware resources (processing, memory, bandwidth). Typically, real time image processing systems are implemented on pipeline or multi processor architectures. For multi processor architectures we distinguish shared memory and/or inter processor communication links for the communication. In the following paper we present a system design for real time image processing systems on multi processor architectures using inter processor communication links for the communication. The paper focuses on the specific design issues important for real time image processing systems. A detailed overview over the complete design is given by presenting the following topics: hardware topology, programming model, inter processor communication, image processing infrastructure and image processing. The system design is illustrated using the ground to ground Automatic Target Detection and Tracking (ATDT) system developed by Computing Devices Canada for its Fire-Control and Surveillance products.
引用
收藏
页码:112 / 129
页数:18
相关论文
共 50 条
  • [1] Real-Time Predictability on Multi-Processor and Multi-Core Architectures
    Sebestyen, Gheorghe
    Marfievici, Ramona
    [J]. 2009 IEEE 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTER COMMUNICATION AND PROCESSING, PROCEEDINGS, 2009, : 359 - 362
  • [2] Optimisation of processing rates in a multi-processor system
    Berauer, G.
    Hoener, S.
    [J]. IT - Information Technology, 1972, 14 (01): : 119 - 122
  • [3] An interface for the design and implementation of dynamic applications on multi-processor architectures
    Kang, J
    Henriksson, T
    van der Wolf, P
    [J]. PROCEEDINGS OF THE 2005 3RD WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2005, : 101 - 106
  • [4] ORGANIZATION OF MULTI-PROCESSOR SYSTEMS FOR IMAGE-PROCESSING
    CANTONI, V
    [J]. LECTURE NOTES IN PHYSICS, 1984, 196 : 145 - 157
  • [5] Systematic Design Space Exploration for Customisable Multi-Processor Architectures
    Cope, Ben
    Cheung, Peter Y. K.
    Luke, Wayne
    [J]. 2008 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2008, : 57 - +
  • [6] Task-accurate performance modeling in SystemC for real-time multi-processor architectures
    Streubuehr, M.
    Falk, J.
    Haubelt, Ch.
    Teich, J.
    Dorsch, R.
    Schlipf, Th.
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 478 - +
  • [7] EFFICIENT MAPPING OF ADVANCED SIGNAL PROCESSING ALGORITHMS ON MULTI-PROCESSOR ARCHITECTURES
    Manjunath, Bhavana B.
    Williams, Aaron S.
    Chakrabarti, Chaitali
    Papandreou-Suppappola, Antonia
    [J]. 2008 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: SIPS 2008, PROCEEDINGS, 2008, : 269 - 274
  • [8] Real-Time Execution Monitoring on Multi-Processor System-on-Chip
    Holma, Kalle
    Arpinen, Tero
    Salminen, Erno
    Hannikainen, Marko
    Hamalainen, Timo D.
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2008, : 23 - 28
  • [9] Real-time execution monitoring on multi-processor system-on-chip
    Holma, Kalle
    Arpinen, Tero
    Salminen, Erno
    Hännikäinen, Marko
    Hämäläinen, Timo D.
    [J]. 2008 International Symposium on System-on-Chip Proceedings, SOC 2008, 2008,
  • [10] Real-time Image Processing System Base on Multi-core Processor
    Zhao, Jie
    Yang, Yong-min
    Li, Ge
    [J]. 2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 1, PROCEEDINGS, 2009, : 329 - 332