CA-MPSoC: An automated design flow for predictable multi-processor architectures for multiple applications

被引:17
|
作者
Shabbir, A. [1 ]
Kumar, A. [2 ]
Stuijk, S. [1 ]
Mesman, B.
Corporaal, H.
机构
[1] Eindhoven Univ Technol, Dept Elect Engn, NL-5600 MB Eindhoven, Netherlands
[2] Natl Univ Singapore, Singapore 117548, Singapore
关键词
Multi-processor; Multiple applications; Performance analysis; Automated design flow; Communication assist; SOFTWARE; SYSTEM;
D O I
10.1016/j.sysarc.2010.03.007
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Future embedded systems demand multi-processor designs to meet real-time deadlines. The large number of applications in these systems generates an exponential number of use-cases. The key design automation challenges are designing systems for these use-cases and fast exploration of software and hardware implementation alternatives with accurate performance evaluation of these use-cases. These challenges cannot be overcome by current design methodologies which are semi-automated, time consuming and error prone. In this paper, we present a fully automated design flow to generate communication assist (CA) based multi-processor systems (CA-MPSoC). A worst-case performance model of our CA is proposed so that the performance of the CA-based platform can be analyzed before its implementation. The design flow provides performance estimates and timing guarantees for both hard real-time and soft real-time applications, provided the task to processor mappings are given by the user. The flow automatically generates a super-set hardware that can be used in all use-cases of the applications. The software for each of these use-cases is also generated including the configuration of communication architecture and interfacing with application tasks. CA-MPSoC has been implemented on Xilinx FPGAs for evaluation. Further, it is made available on-line for the benefit of the research community and in this paper, it is used for performance analysis of two real life applications, Sobel and JPEG encoder executing concurrently. The CA-based platform generated by our design flow records a maximum error of 3.4% between analyzed and measured periods. Our tool can also merge use-cases to generate a super-set hardware which accelerates the evaluation of these use-cases. In a case study with six applications, the use-case merging results in a speed up of 18 when compared to the case where each use-case is evaluated individually. (C) 2010 Elsevier B.V. All rights reserved.
引用
收藏
页码:265 / 277
页数:13
相关论文
共 18 条
  • [1] An interface for the design and implementation of dynamic applications on multi-processor architectures
    Kang, J
    Henriksson, T
    van der Wolf, P
    [J]. PROCEEDINGS OF THE 2005 3RD WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2005, : 101 - 106
  • [2] Implementation of dynamic streaming applications on heterogeneous multi-processor architectures
    Henriksson, T
    Kang, J
    van der Wolf, P
    [J]. 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2005, : 57 - 62
  • [3] Systematic Design Space Exploration for Customisable Multi-Processor Architectures
    Cope, Ben
    Cheung, Peter Y. K.
    Luke, Wayne
    [J]. 2008 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2008, : 57 - +
  • [4] Embedded multi-processor system-on-chip (MPSoC) design considering process variations
    Wang, Feng
    Xie, Yuan
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2666 - 2670
  • [5] Real time image processing system design for multi-processor architectures
    Lange, H
    [J]. VISUAL INFORMATION PROCESSING VIII, 1999, 3716 : 112 - 129
  • [6] Automated techniques for energy efficient scheduling on homogeneous and heterogeneous chip multi-processor architectures
    Zhang, Sushu
    Chatha, Karam S.
    [J]. 2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 583 - 588
  • [7] Hardware Multi-Processor Design for Highly-demanding Applications
    Jozwiak, Lech
    Jan, Yahya
    [J]. PROCEEDINGS OF THE 2013 10TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, 2013, : 200 - 205
  • [8] Dataflow formalisation of real-time streaming applications on a Composable and Predictable Multi-Processor SOC
    Nelson, Andrew
    Goossens, Kees
    Akesson, Benny
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2015, 61 (09) : 435 - 448
  • [9] Introducing a Novel Smart Design Framework for a Reconfigurable Multi-Processor Systems-on-Chip (MPSoC) Architecture
    Dutta, Anandi
    Bayoumi, Magdy
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP), 2016, : 340 - 342
  • [10] Unified component integration flow for multi-processor SoC design and validation
    Dziri, MA
    Cesário, W
    Wagner, FR
    Jerraya, AA
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1132 - 1137